Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
43d9972b2bed73657085400d6e9a3e3fde27e6fa
/
.
/
board
/
renesas
/
lager
/
Makefile
blob: 379368fdfce1ff0b4fc900fafe515644438f792b [
file
] [
log
] [
blame
]
#
# board/renesas/lager/Makefile
#
# Copyright (C) 2013 Renesas Electronics Corporation
#
# SPDX-License-Identifier: GPL-2.0
#
ifdef CONFIG_SPL_BUILD
obj
-
y
:=
lager_spl
.
o
else
obj
-
y
:=
lager
.
o qos
.
o
endif