Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
42a7aeec89ce94e2dbde533ed82bac0559db2ec4
/
.
/
dts
/
upstream
/
include
/
dt-bindings
/
clock
/
mediatek,mt6735-vdecsys.h
blob: f94cec10c89ff599f095fb5cfcfbafdf5a7f82dc [
file
] [
log
] [
blame
]
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
#ifndef
_DT_BINDINGS_CLK_MT6735_VDECSYS_H
#define
_DT_BINDINGS_CLK_MT6735_VDECSYS_H
#define
CLK_VDEC_VDEC
0
#define
CLK_VDEC_SMI_LARB1
1
#endif
/* _DT_BINDINGS_CLK_MT6735_VDECSYS_H */