Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
38eaee96bf6c265b4de89286f206e0bd53af5cde
/
.
/
board
/
freescale
/
t4qds
/
t4_rcw.cfg
blob: 6f09a7bba2ad9dffbccbb14a98b6c450c59636ea [
file
] [
log
] [
blame
]
#PBL preamble and RCW header
aa55aa55
010e0100
#serdes protocol 1_27_5_11
16070019
18101916
00000000
00000000
04362858
30548c00
ec020000 f5000000
00000000
ee0000ee
00000000
000307fc
00000000
00000000
00000000
00000028