| /* |
| * (C) Copyright 2003-2004 |
| * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
| * |
| * See file CREDITS for list of people who contributed to this |
| * project. |
| * |
| * This program is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation; either version 2 of |
| * the License, or (at your option) any later version. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| * |
| * You should have received a copy of the GNU General Public License |
| * along with this program; if not, write to the Free Software |
| * Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
| * MA 02111-1307 USA |
| |
| */ |
| |
| /************************************************************************* |
| * (c) 2005 esd gmbh Hannover |
| * |
| * |
| * from IceCube.h file |
| * by Reinhard Arlt reinhard.arlt@esd-electronics.com |
| * |
| *************************************************************************/ |
| |
| #ifndef __CONFIG_H |
| #define __CONFIG_H |
| |
| /* |
| * High Level Configuration Options |
| * (easy to change) |
| */ |
| |
| #define CONFIG_MPC5200 1 /* This is an MPC5xxx CPU */ |
| #define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */ |
| #define CONFIG_ICECUBE 1 /* ... on IceCube board */ |
| #define CONFIG_CPCI5200 1 /* ... on CPCI5200 board */ |
| #define CONFIG_MPC5200_DDR 1 /* ... use DDR RAM */ |
| |
| #define CFG_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */ |
| |
| #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ |
| #define BOOTFLAG_WARM 0x02 /* Software reboot */ |
| |
| /* |
| * Serial console configuration |
| */ |
| #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */ |
| #define CONFIG_BAUDRATE 9600 /* ... at 115200 bps */ |
| #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 } |
| |
| #ifdef CONFIG_MPC5200 /* MPC5100 PCI is not supported yet. */ |
| /* |
| * PCI Mapping: |
| * 0x40000000 - 0x4fffffff - PCI Memory |
| * 0x50000000 - 0x50ffffff - PCI IO Space |
| */ |
| #if 1 |
| #define CONFIG_PCI 1 |
| #if 1 |
| #define CONFIG_PCI_PNP 1 |
| #endif |
| #define CONFIG_PCI_SCAN_SHOW 1 |
| |
| #define CONFIG_PCI_MEM_BUS 0x40000000 |
| #define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS |
| #define CONFIG_PCI_MEM_SIZE 0x10000000 |
| |
| #define CONFIG_PCI_IO_BUS 0x50000000 |
| #define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS |
| #define CONFIG_PCI_IO_SIZE 0x01000000 |
| #endif |
| |
| #define CONFIG_MII |
| #if 0 /* test-only !!! */ |
| #define CONFIG_NET_MULTI 1 |
| #define CONFIG_EEPRO100 1 |
| #define CFG_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */ |
| #define CONFIG_NS8382X 1 |
| #endif |
| |
| #endif |
| |
| /* Partitions */ |
| #define CONFIG_MAC_PARTITION |
| #define CONFIG_DOS_PARTITION |
| |
| /* USB */ |
| #if 0 |
| #define CONFIG_USB_OHCI |
| #define CONFIG_USB_STORAGE |
| #endif |
| |
| |
| /* |
| * Command line configuration. |
| */ |
| #include <config_cmd_default.h> |
| |
| #if defined(CONFIG_PCI) |
| #define CONFIG_CMD_PCI |
| #endif |
| |
| #define CONFIG_CMD_EEPROM |
| #define CONFIG_CMD_FAT |
| #define CONFIG_CMD_IDE |
| #define CONFIG_CMD_I2C |
| #define CONFIG_CMD_BSP |
| #define CONFIG_CMD_ELF |
| #define CONFIG_CMD_EXT2 |
| #define CONFIG_CMD_DATE |
| |
| |
| |
| #if (TEXT_BASE == 0xFF000000) /* Boot low with 16 MB Flash */ |
| # define CFG_LOWBOOT 1 |
| # define CFG_LOWBOOT16 1 |
| #endif |
| #if (TEXT_BASE == 0xFF800000) /* Boot low with 8 MB Flash */ |
| # define CFG_LOWBOOT 1 |
| # define CFG_LOWBOOT08 1 |
| #endif |
| |
| /* |
| * Autobooting |
| */ |
| #define CONFIG_BOOTDELAY 3 /* autoboot after 5 seconds */ |
| |
| #define CONFIG_PREBOOT "echo;" \ |
| "echo Welcome to esd CPU CPCI/5200;" \ |
| "echo" |
| |
| #undef CONFIG_BOOTARGS |
| |
| #define CONFIG_EXTRA_ENV_SETTINGS \ |
| "netdev=eth0\0" \ |
| "flash_vxworks0=run ata_vxworks_args;setenv loadaddr ff000000;bootvx\0" \ |
| "flash_vxworks1=run ata_vxworks_args;setenv loadaddr ff200000:bootvx\0" \ |
| "net_vxworks=phypower 1;sleep 2;tftp ${loadaddr} ${image};run vxworks_args;bootvx\0" \ |
| "vxworks_args=setenv bootargs fec(0,0)${host}:${image} h=${serverip} e=${ipaddr} g=${gatewayip} u=${user} ${pass} tn=${target} s=${script}\0" \ |
| "ata_vxworks_args=setenv bootargs /ata0/vxWorks h=${serverip} e=${ipaddr} g=${gatewayip} u=${user} ${pass} tn=${target} s=${script} o=fec0 \0" \ |
| "loadaddr=01000000\0" \ |
| "serverip=192.168.2.99\0" \ |
| "gatewayip=10.0.0.79\0" \ |
| "user=mu\0" \ |
| "target=cpci5200.esd\0" \ |
| "script=cpci5200.bat\0" \ |
| "image=/tftpboot/vxWorks_cpci5200\0" \ |
| "ipaddr=10.0.13.196\0" \ |
| "netmask=255.255.0.0\0" \ |
| "" |
| |
| #define CONFIG_BOOTCOMMAND "run flash_vxworks0" |
| |
| #if defined(CONFIG_MPC5200) |
| |
| #define CONFIG_RTC_M48T35A 1 /* ST Electronics M48 timekeeper */ |
| #define CFG_NVRAM_BASE_ADDR 0xfd010000 |
| #define CFG_NVRAM_SIZE 32*1024 |
| |
| /* |
| * IPB Bus clocking configuration. |
| */ |
| #undef CFG_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */ |
| #endif |
| /* |
| * I2C configuration |
| */ |
| #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ |
| #define CFG_I2C_MODULE 1 /* Select I2C module #1 or #2 */ |
| |
| #define CFG_I2C_SPEED 86000 /* 100 kHz */ |
| #define CFG_I2C_SLAVE 0x7F |
| |
| /* |
| * EEPROM configuration |
| */ |
| #define CFG_I2C_EEPROM_ADDR 0x50 /* 1010000x */ |
| #define CFG_I2C_EEPROM_ADDR_LEN 2 |
| #define CFG_EEPROM_PAGE_WRITE_BITS 5 |
| #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 20 |
| #define CFG_I2C_MULTI_EEPROMS 1 |
| /* |
| * Flash configuration |
| */ |
| |
| #define CFG_FLASH_CFI 1 /* Flash is CFI conformant */ |
| #define CFG_FLASH_BASE 0xFE000000 |
| #define CFG_FLASH_SIZE 0x02000000 |
| #define CFG_FLASH_INCREMENT 0x01000000 |
| #define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x00000000) |
| #define CFG_MAX_FLASH_BANKS 2 /* max num of memory banks */ |
| #define CFG_MAX_FLASH_SECT 128 |
| |
| #define CFG_FLASH_PROTECTION 1 /* use hardware protection */ |
| #define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ |
| |
| #define CFG_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */ |
| #define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */ |
| |
| /* |
| * Environment settings |
| */ |
| #if 1 /* test-only */ |
| #define CFG_ENV_IS_IN_FLASH 1 |
| #define CFG_ENV_SIZE 0x20000 |
| #define CFG_ENV_SECT_SIZE 0x20000 |
| #define CONFIG_ENV_OVERWRITE 1 |
| #else |
| #define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */ |
| #define CFG_ENV_OFFSET 0x0000 /* environment starts at the beginning of the EEPROM */ |
| #define CFG_ENV_SIZE 0x0400 /* 8192 bytes may be used for env vars */ |
| /* total size of a CAT24WC32 is 8192 bytes */ |
| #define CONFIG_ENV_OVERWRITE 1 |
| #endif |
| |
| /* |
| * Memory map |
| */ |
| #define CFG_MBAR 0xF0000000 |
| #define CFG_SDRAM_BASE 0x00000000 |
| #define CFG_DEFAULT_MBAR 0x80000000 |
| |
| /* Use SRAM until RAM will be available */ |
| #define CFG_INIT_RAM_ADDR MPC5XXX_SRAM |
| #define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE /* End of used area in DPRAM */ |
| |
| #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ |
| #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) |
| #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET |
| |
| #define CFG_MONITOR_BASE TEXT_BASE |
| #if (CFG_MONITOR_BASE < CFG_FLASH_BASE) |
| # define CFG_RAMBOOT 1 |
| #endif |
| |
| #define CFG_MONITOR_LEN (192 << 10) /* Reserve 192 kB for Monitor */ |
| #define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ |
| #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
| |
| /* |
| * Ethernet configuration |
| */ |
| #define CONFIG_MPC5xxx_FEC 1 |
| /* |
| * Define CONFIG_FEC_10MBIT to force FEC at 10Mb |
| */ |
| /* #define CONFIG_FEC_10MBIT 1 */ |
| #define CONFIG_PHY_ADDR 0x00 |
| #define CONFIG_UDP_CHECKSUM 1 |
| |
| /* |
| * GPIO configuration |
| */ |
| #define CFG_GPS_PORT_CONFIG 0x01052444 |
| |
| /* |
| * Miscellaneous configurable options |
| */ |
| #define CFG_LONGHELP /* undef to save memory */ |
| #define CFG_PROMPT "=> " /* Monitor Command Prompt */ |
| #if defined(CONFIG_CMD_KGDB) |
| #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
| #else |
| #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
| #endif |
| #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ |
| #define CFG_MAXARGS 16 /* max number of command args */ |
| #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ |
| |
| #define CFG_MEMTEST_START 0x00100000 /* memtest works on */ |
| #define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */ |
| |
| #define CFG_LOAD_ADDR 0x100000 /* default load address */ |
| |
| #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ |
| |
| #define CFG_VXWORKS_MAC_PTR 0x00000000 /* Pass Ethernet MAC to VxWorks */ |
| |
| #define CFG_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */ |
| #if defined(CONFIG_CMD_KGDB) |
| # define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */ |
| #endif |
| |
| /* |
| * Various low-level settings |
| */ |
| #if defined(CONFIG_MPC5200) |
| #define CFG_HID0_INIT HID0_ICE | HID0_ICFI |
| #define CFG_HID0_FINAL HID0_ICE |
| #else |
| #define CFG_HID0_INIT 0 |
| #define CFG_HID0_FINAL 0 |
| #endif |
| |
| #define CFG_BOOTCS_START CFG_FLASH_BASE |
| #define CFG_BOOTCS_SIZE CFG_FLASH_SIZE |
| #define CFG_BOOTCS_CFG 0x0004DD00 |
| |
| #define CFG_CS0_START CFG_FLASH_BASE |
| #define CFG_CS0_SIZE CFG_FLASH_SIZE |
| |
| #define CFG_CS1_START 0xfd000000 |
| #define CFG_CS1_SIZE 0x00010000 |
| #define CFG_CS1_CFG 0x10101410 |
| |
| #define CFG_CS3_START 0xfd010000 |
| #define CFG_CS3_SIZE 0x00010000 |
| #define CFG_CS3_CFG 0x10109410 |
| |
| #define CFG_CS_BURST 0x00000000 |
| #define CFG_CS_DEADCYCLE 0x33333333 |
| |
| #define CFG_RESET_ADDRESS 0xff000000 |
| |
| /*----------------------------------------------------------------------- |
| * USB stuff |
| *----------------------------------------------------------------------- |
| */ |
| #define CONFIG_USB_CLOCK 0x0001BBBB |
| #define CONFIG_USB_CONFIG 0x00001000 |
| |
| /*----------------------------------------------------------------------- |
| * IDE/ATA stuff Supports IDE harddisk |
| *----------------------------------------------------------------------- |
| */ |
| |
| #undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */ |
| |
| #undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */ |
| #undef CONFIG_IDE_LED /* LED for ide not supported */ |
| |
| #define CONFIG_IDE_RESET /* reset for ide supported */ |
| #define CONFIG_IDE_PREINIT |
| |
| #define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */ |
| #define CFG_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */ |
| |
| #define CFG_ATA_IDE0_OFFSET 0x0000 |
| |
| #define CFG_ATA_BASE_ADDR MPC5XXX_ATA |
| |
| /* Offset for data I/O */ |
| #define CFG_ATA_DATA_OFFSET (0x0060) |
| |
| /* Offset for normal register accesses */ |
| #define CFG_ATA_REG_OFFSET (CFG_ATA_DATA_OFFSET) |
| |
| /* Offset for alternate registers */ |
| #define CFG_ATA_ALT_OFFSET (0x005C) |
| |
| /* Interval between registers */ |
| #define CFG_ATA_STRIDE 4 |
| |
| /*----------------------------------------------------------------------- |
| * CPLD stuff |
| */ |
| #define CFG_FPGA_XC95XL 1 /* using Xilinx XC95XL CPLD */ |
| #define CFG_FPGA_MAX_SIZE 32*1024 /* 32kByte is enough for CPLD */ |
| |
| /* CPLD program pin configuration */ |
| #define CFG_FPGA_PRG 0x20000000 /* JTAG TMS pin (ppc output) */ |
| #define CFG_FPGA_CLK 0x10000000 /* JTAG TCK pin (ppc output) */ |
| #define CFG_FPGA_DATA 0x20000000 /* JTAG TDO->TDI data pin (ppc output) */ |
| #define CFG_FPGA_DONE 0x10000000 /* JTAG TDI->TDO pin (ppc input) */ |
| |
| #define JTAG_GPIO_ADDR_TMS (CFG_MBAR + 0xB10) /* JTAG TMS pin (GPS data out value reg.) */ |
| #define JTAG_GPIO_ADDR_TCK (CFG_MBAR + 0xC0C) /* JTAG TCK pin (GPW data out value reg.) */ |
| #define JTAG_GPIO_ADDR_TDI (CFG_MBAR + 0xC0C) /* JTAG TDO->TDI pin (GPW data out value reg.) */ |
| #define JTAG_GPIO_ADDR_TDO (CFG_MBAR + 0xB14) /* JTAG TDI->TDO pin (GPS data in value reg.) */ |
| |
| #define JTAG_GPIO_ADDR_CFG (CFG_MBAR + 0xB00) |
| #define JTAG_GPIO_CFG_SET 0x00000000 |
| #define JTAG_GPIO_CFG_RESET 0x00F00000 |
| |
| #define JTAG_GPIO_ADDR_EN_TMS (CFG_MBAR + 0xB04) |
| #define JTAG_GPIO_TMS_EN_SET 0x20000000 /* Enable for GPIO */ |
| #define JTAG_GPIO_TMS_EN_RESET 0x00000000 |
| #define JTAG_GPIO_ADDR_DDR_TMS (CFG_MBAR + 0xB0C) |
| #define JTAG_GPIO_TMS_DDR_SET 0x20000000 /* Set as output */ |
| #define JTAG_GPIO_TMS_DDR_RESET 0x00000000 |
| |
| #define JTAG_GPIO_ADDR_EN_TCK (CFG_MBAR + 0xC00) |
| #define JTAG_GPIO_TCK_EN_SET 0x20000000 /* Enable for GPIO */ |
| #define JTAG_GPIO_TCK_EN_RESET 0x00000000 |
| #define JTAG_GPIO_ADDR_DDR_TCK (CFG_MBAR + 0xC08) |
| #define JTAG_GPIO_TCK_DDR_SET 0x20000000 /* Set as output */ |
| #define JTAG_GPIO_TCK_DDR_RESET 0x00000000 |
| |
| #define JTAG_GPIO_ADDR_EN_TDI (CFG_MBAR + 0xC00) |
| #define JTAG_GPIO_TDI_EN_SET 0x10000000 /* Enable as GPIO */ |
| #define JTAG_GPIO_TDI_EN_RESET 0x00000000 |
| #define JTAG_GPIO_ADDR_DDR_TDI (CFG_MBAR + 0xC08) |
| #define JTAG_GPIO_TDI_DDR_SET 0x10000000 /* Set as output */ |
| #define JTAG_GPIO_TDI_DDR_RESET 0x00000000 |
| |
| #define JTAG_GPIO_ADDR_EN_TDO (CFG_MBAR + 0xB04) |
| #define JTAG_GPIO_TDO_EN_SET 0x10000000 /* Enable as GPIO */ |
| #define JTAG_GPIO_TDO_EN_RESET 0x00000000 |
| #define JTAG_GPIO_ADDR_DDR_TDO (CFG_MBAR + 0xB0C) |
| #define JTAG_GPIO_TDO_DDR_SET 0x00000000 |
| #define JTAG_GPIO_TDO_DDR_RESET 0x10000000 /* Set as input */ |
| |
| #endif /* __CONFIG_H */ |