| /* SPDX-License-Identifier: BSD-3-Clause */ |
| /* |
| * Altera SoCFPGA Clock and PLL configuration |
| */ |
| |
| #ifndef _PRELOADER_PLL_CONFIG_H_ |
| #define _PRELOADER_PLL_CONFIG_H_ |
| |
| #define CFG_HPS_DBCTRL_STAYOSC1 1 |
| |
| #define CFG_HPS_MAINPLLGRP_VCO_DENOM 0 |
| #define CFG_HPS_MAINPLLGRP_VCO_NUMER 73 |
| #define CFG_HPS_MAINPLLGRP_MPUCLK_CNT 0 |
| #define CFG_HPS_MAINPLLGRP_MAINCLK_CNT 0 |
| #define CFG_HPS_MAINPLLGRP_DBGATCLK_CNT 0 |
| #define CFG_HPS_MAINPLLGRP_MAINQSPICLK_CNT 511 |
| #define CFG_HPS_MAINPLLGRP_MAINNANDSDMMCCLK_CNT 511 |
| #define CFG_HPS_MAINPLLGRP_CFGS2FUSER0CLK_CNT 18 |
| #define CFG_HPS_MAINPLLGRP_MAINDIV_L3MPCLK 1 |
| #define CFG_HPS_MAINPLLGRP_MAINDIV_L3SPCLK 1 |
| #define CFG_HPS_MAINPLLGRP_MAINDIV_L4MPCLK 1 |
| #define CFG_HPS_MAINPLLGRP_MAINDIV_L4SPCLK 1 |
| #define CFG_HPS_MAINPLLGRP_DBGDIV_DBGATCLK 0 |
| #define CFG_HPS_MAINPLLGRP_DBGDIV_DBGCLK 1 |
| #define CFG_HPS_MAINPLLGRP_TRACEDIV_TRACECLK 0 |
| #define CFG_HPS_MAINPLLGRP_L4SRC_L4MP 1 |
| #define CFG_HPS_MAINPLLGRP_L4SRC_L4SP 1 |
| |
| #define CFG_HPS_PERPLLGRP_VCO_DENOM 0 |
| #define CFG_HPS_PERPLLGRP_VCO_NUMER 39 |
| #define CFG_HPS_PERPLLGRP_VCO_PSRC 0 |
| #define CFG_HPS_PERPLLGRP_EMAC0CLK_CNT 511 |
| #define CFG_HPS_PERPLLGRP_EMAC1CLK_CNT 3 |
| #define CFG_HPS_PERPLLGRP_PERQSPICLK_CNT 511 |
| #define CFG_HPS_PERPLLGRP_PERNANDSDMMCCLK_CNT 4 |
| #define CFG_HPS_PERPLLGRP_PERBASECLK_CNT 4 |
| #define CFG_HPS_PERPLLGRP_S2FUSER1CLK_CNT 19 |
| #define CFG_HPS_PERPLLGRP_DIV_USBCLK 0 |
| #define CFG_HPS_PERPLLGRP_DIV_SPIMCLK 0 |
| #define CFG_HPS_PERPLLGRP_DIV_CAN0CLK 4 |
| #define CFG_HPS_PERPLLGRP_DIV_CAN1CLK 4 |
| #define CFG_HPS_PERPLLGRP_GPIODIV_GPIODBCLK 6249 |
| #define CFG_HPS_PERPLLGRP_SRC_SDMMC 2 |
| #define CFG_HPS_PERPLLGRP_SRC_NAND 2 |
| #define CFG_HPS_PERPLLGRP_SRC_QSPI 1 |
| |
| #define CFG_HPS_SDRPLLGRP_VCO_DENOM 0 |
| #define CFG_HPS_SDRPLLGRP_VCO_NUMER 31 |
| #define CFG_HPS_SDRPLLGRP_VCO_SSRC 0 |
| #define CFG_HPS_SDRPLLGRP_DDRDQSCLK_CNT 1 |
| #define CFG_HPS_SDRPLLGRP_DDRDQSCLK_PHASE 0 |
| #define CFG_HPS_SDRPLLGRP_DDR2XDQSCLK_CNT 0 |
| #define CFG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 |
| #define CFG_HPS_SDRPLLGRP_DDRDQCLK_CNT 1 |
| #define CFG_HPS_SDRPLLGRP_DDRDQCLK_PHASE 4 |
| #define CFG_HPS_SDRPLLGRP_S2FUSER2CLK_CNT 5 |
| #define CFG_HPS_SDRPLLGRP_S2FUSER2CLK_PHASE 0 |
| |
| #define CFG_HPS_CLK_OSC1_HZ 25000000 |
| #define CFG_HPS_CLK_OSC2_HZ 25000000 |
| #define CFG_HPS_CLK_F2S_SDR_REF_HZ 0 |
| #define CFG_HPS_CLK_F2S_PER_REF_HZ 0 |
| #define CFG_HPS_CLK_MAINVCO_HZ 1850000000 |
| #define CFG_HPS_CLK_PERVCO_HZ 1000000000 |
| #define CFG_HPS_CLK_SDRVCO_HZ 800000000 |
| #define CFG_HPS_CLK_EMAC0_HZ 1953125 |
| #define CFG_HPS_CLK_EMAC1_HZ 250000000 |
| #define CFG_HPS_CLK_USBCLK_HZ 200000000 |
| #define CFG_HPS_CLK_NAND_HZ 50000000 |
| #define CFG_HPS_CLK_SDMMC_HZ 200000000 |
| #define CFG_HPS_CLK_QSPI_HZ 3613281 |
| #define CFG_HPS_CLK_SPIM_HZ 200000000 |
| #define CFG_HPS_CLK_CAN0_HZ 12500000 |
| #define CFG_HPS_CLK_CAN1_HZ 12500000 |
| #define CFG_HPS_CLK_GPIODB_HZ 32000 |
| #define CFG_HPS_CLK_L4_MP_HZ 100000000 |
| #define CFG_HPS_CLK_L4_SP_HZ 100000000 |
| |
| #define CFG_HPS_ALTERAGRP_MPUCLK 1 |
| #define CFG_HPS_ALTERAGRP_MAINCLK 4 |
| #define CFG_HPS_ALTERAGRP_DBGATCLK 4 |
| |
| #endif /* _PRELOADER_PLL_CONFIG_H_ */ |