Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
1bfdde63799b1f41369cdb295b4d5cb05786b4ff
/
.
/
board
/
freescale
/
t208xqds
/
t2080_rcw.cfg
blob: c2ad0fda55c7568454a0be396d4049597673b456 [
file
] [
log
] [
blame
]
#PBL preamble and RCW header
aa55aa55
010e0100
#SerDes Protocol: 0x66_0x16
#Core/DDR: 1533Mhz/2133MT/s
12100017
15000000
00000000
00000000
66160002
00008400
e8104000 c1000000
00000000
00000000
00000000
000307fc
00000000
00000000
00000000
00000004