Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
f860f273567903e1280bb15055ebbbc157ca87a8
/
plat
/
intel
/
soc
/
stratix10
/
bl2_plat_setup.c
5ae876f
intel: Refactor common platform code [5/5]
by Hadi Asyrafi
· Wed Oct 23 17:58:06 2019 +0800
6f8a2b2
intel: Refactor common platform code [3/5]
by Hadi Asyrafi
· Wed Oct 23 18:34:14 2019 +0800
f0fa807
intel: Refactor common platform code [2/5]
by Hadi Asyrafi
· Wed Oct 23 17:02:55 2019 +0800
9f5dfc9
intel: Refactor common platform code [1/5]
by Hadi Asyrafi
· Wed Oct 23 16:26:53 2019 +0800
78fee35
intel: stratix10: Fix reliance on hard coded clock information
by Hadi Asyrafi
· Tue Jul 30 22:18:17 2019 +0800
309ac01
intel: Platform common code refactor
by Hadi Asyrafi
· Thu Aug 01 14:48:39 2019 +0800
c461add
intel: Pull out common drivers into platform common
by Hadi Asyrafi
· Wed Jun 12 11:24:12 2019 +0800
c0d4d93
intel: Enable watchdog timer on Intel S10 platform
by Muhammad Hadi Asyrafi Abdul Halim
· Tue Mar 19 17:59:06 2019 +0800
2444bfa
intel: QSPI boot enablement
by Muhammad Hadi Asyrafi Abdul Halim
· Fri Mar 08 19:02:33 2019 +0800
e408aa2
Merge pull request #1863 from thloh85-intel/mmc_fixes
by Dimitris Papastamos
· Fri Mar 08 09:41:22 2019 +0000
b978c08
plat: intel: Add MMC OCR voltage information for initialization
by Tien Hock, Loh
· Fri Mar 08 09:26:24 2019 +0800
b5ed794
intel: Mailbox service un-accessible
by Muhammad Hadi Asyrafi Abdul Halim
· Thu Mar 07 13:17:25 2019 +0800
3d1063e
plat: intel: Fix faulty DDR calibration value
by Loh Tien Hock
· Wed Feb 13 14:39:31 2019 +0800
59400a4
plat: intel: Add BL2 support for Stratix 10 SoC
by Loh Tien Hock
· Mon Feb 04 16:17:24 2019 +0800