Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
efa44a2142753f3c8dce7e258161b5b1e7f8867b
/
plat
813864e
mediatek: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:50:55 2019 -0600
dda01cb
intel: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:50:36 2019 -0600
bd01be6
marvell: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:50:07 2019 -0600
73fa2d2
rockchip: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:48:54 2019 -0600
fa4e1d0
allwinner: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:48:27 2019 -0600
92efb23
imx: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:47:06 2019 -0600
36e296f
hisilicon: Unify Platform specific defines for PSCI module
by Deepika Bhavnani
· Fri Dec 13 10:49:20 2019 -0600
e339e2b
Merge changes from topic "tegra-downstream-01202020" into integration
by Soby Mathew
· Fri Jan 24 13:00:07 2020 +0000
2df4445
Merge "Prevent speculative execution past ERET" into integration
by Soby Mathew
· Fri Jan 24 10:04:10 2020 +0000
fa42596
Merge "Xilinx zynqmp: add missing pin control group for ethernet 0." into integration
by Manish Pandey
· Fri Jan 24 10:02:07 2020 +0000
ce793b6
Merge changes from topic "bridge-en" into integration
by Manish Pandey
· Thu Jan 23 22:19:43 2020 +0000
db672bf
Merge "xilinx: versal: PLM to ATF handover" into integration
by Alexei Fedorov
· Thu Jan 23 17:16:07 2020 +0000
f3f4c78
Merge "xilinx: common: Move ATF handover to common file" into integration
by Alexei Fedorov
· Thu Jan 23 17:16:02 2020 +0000
64c8490
Tegra194: mce: remove unused NVG functions
by Varun Wadekar
· Mon May 14 15:54:59 2018 -0700
29e5a11
Tegra194: support for NVG interface v6.6
by Varun Wadekar
· Tue Apr 10 15:49:57 2018 -0700
66f9ff6
Tegra194: smmu: add PCIE0R1 mc reg to system suspend save list
by Pritesh Raithatha
· Thu Apr 19 13:11:43 2018 +0530
602cf7e
Tegra194: enable driver for general purpose DMA engine
by Varun Wadekar
· Tue Apr 03 13:10:48 2018 -0700
a2eb663
Tegra194: access XUSB_PADCTL registers on Si/FPGA platforms
by Varun Wadekar
· Fri Mar 23 10:44:40 2018 -0700
03aa014
Tegra194: organize the memory/mmio map to make it linear
by Varun Wadekar
· Tue Jan 23 14:51:40 2018 -0800
b1914ae
Tegra194: memctrl: enable mc sid OVERRIDE for PCIE0R1
by Pritesh Raithatha
· Fri Mar 09 10:15:17 2018 +0530
08ac273
Tegra194: support for boot params wider than 32-bits
by Steven Kao
· Fri Feb 09 21:35:20 2018 +0800
1654e1c
Tegra194: memctrl: set reorder depth limit for PCIE blocks
by Puneet Saxena
· Wed Mar 07 14:06:30 2018 +0530
e0dd683
Tegra194: memctrl: program MC_TXN_OVERRIDE reg for PTCR, MPCORE and MIU
by Pritesh Raithatha
· Thu Mar 01 17:41:36 2018 +0530
c2f067b
Tegra194: memctrl: set CGID_TAG_ADR instead of CGID_TAG_DEFAULT
by Pritesh Raithatha
· Thu Feb 08 16:08:58 2018 +0530
5b526df
Tegra194: memctrl: update mss reprogramming as HW PROD settings
by Puneet Saxena
· Fri Jan 05 07:04:35 2018 -0800
919e0e2
Tegra194: memctrl: Disable PVARDC coalescer
by Arto Merilainen
· Thu Jan 18 19:47:36 2018 +0200
0273655
Tegra194: memctrl: force seswr/rd transactions as passsthru & coherent
by Puneet Saxena
· Tue Jan 02 11:13:01 2018 +0530
90d8019
Tegra194: Request CG7 from last core in cluster
by Vignesh Radhakrishnan
· Wed Dec 27 21:04:49 2017 -0800
e579606
Tegra194: toggle SE clock during context save/restore
by steven kao
· Tue Jan 02 19:09:04 2018 -0800
6070155
Tegra: bpmp: fix header file paths
by Varun Wadekar
· Fri Jan 10 16:52:23 2020 -0800
540a522
Revert "plat/arm: Add support for SEPARATE_NOBITS_REGION"
by Mark Dykes
· Wed Jan 22 21:52:52 2020 +0000
9156ffd
xilinx: versal: PLM to ATF handover
by Venkatesh Yadav Abbarapu
· Wed Jan 22 21:23:20 2020 -0700
1463dd5
xilinx: common: Move ATF handover to common file
by Venkatesh Yadav Abbarapu
· Tue Jan 07 03:25:16 2020 -0700
0f7e601
Prevent speculative execution past ERET
by Anthony Steinhauser
· Tue Jan 07 15:44:06 2020 -0800
c9bef69
Merge changes from topic "add-versal-soc-support" into integration
by Soby Mathew
· Wed Jan 22 11:12:07 2020 +0000
6f98002
Xilinx zynqmp: add missing pin control group for ethernet 0.
by Norbert Werner
· Sun Jan 19 14:51:01 2020 +0100
1867367
plat/arm: Add support for SEPARATE_NOBITS_REGION
by Madhukar Pappireddy
· Thu Jan 16 17:35:36 2020 -0600
1d069ce
Merge "allwinner: Clean up MMU setup" into integration
by Manish Pandey
· Tue Jan 21 10:08:29 2020 +0000
cdd0d8e
Merge changes Ib1ed9786,I6c4855c8 into integration
by Sandrine Bailleux
· Tue Jan 21 09:06:47 2020 +0000
24894f8
Merge changes from topic "tegra-downstream-01082020" into integration
by Manish Pandey
· Mon Jan 20 23:05:41 2020 +0000
a4fbdfa
allwinner: Clean up MMU setup
by Samuel Holland
· Sun Oct 27 17:30:15 2019 -0500
9b4d883
Merge "plat: xilinx: zynqmp: Add checksum support for IPI data" into integration
by Manish Pandey
· Mon Jan 20 22:25:54 2020 +0000
600a516
Merge "zynqmp: pm_service: Add support to query max divisor" into integration
by Manish Pandey
· Mon Jan 20 22:24:13 2020 +0000
e51d93d
Merge "rpi3/4: Add support for offlining CPUs" into integration
by Manish Pandey
· Mon Jan 20 22:16:43 2020 +0000
cb0dbc4
stm32mp1: Add support for SPI-NOR boot device
by Lionel Debieve
· Wed Sep 25 09:11:31 2019 +0200
186b046
stm32mp1: Add support for SPI-NAND boot device
by Lionel Debieve
· Tue Sep 24 18:30:12 2019 +0200
402a46b
stm32mp1: Add support for raw NAND boot device
by Lionel Debieve
· Mon Nov 04 12:28:15 2019 +0100
0708441
stm32mp1: Reduce MAX_XLAT_TABLES to 4
by Nicolas Le Bayon
· Fri Sep 27 11:05:31 2019 +0200
b0899eb
stm32mp: add DT helper for reg by name
by Lionel Debieve
· Tue Sep 24 17:41:11 2019 +0200
3f42cad
stm32mp1: add compilation flags for boot devices
by Nicolas Le Bayon
· Tue Sep 03 09:52:05 2019 +0200
edace61
Merge "zynqmp: pm: Add CLK_SET_RATE_PARENT in gem clock node" into integration
by Mark Dykes
· Fri Jan 17 16:59:11 2020 +0000
ac454dd
Merge changes from topic "add-versal-soc-support" into integration
by Mark Dykes
· Fri Jan 17 16:58:26 2020 +0000
c61094b
Tegra194: platform handler for entering CPU standby state
by Varun Wadekar
· Wed Dec 27 18:01:59 2017 -0800
3d8d2ab
Tegra194: memctrl: force viw and vifalr/w transactions as non-coherent
by Krishna Reddy
· Fri Dec 22 20:17:09 2017 -0800
a1673b3
Tegra194: memctrl: fix bug in client order id reg value generation
by Krishna Reddy
· Sun Dec 17 16:21:47 2017 -0800
45ea689
Tegra194: memctrl: enable mc coalescer
by Pritesh Raithatha
· Mon Dec 18 23:00:05 2017 -0800
150d033
Tegra194: update scratch registers used to read boot parameters
by steven kao
· Sat Dec 23 17:58:58 2017 -0800
2aaa41c
Tegra194: implement system shutdown/reset handlers
by Vignesh Radhakrishnan
· Wed Jun 14 09:59:27 2017 -0700
3ad7983
Tegra194: mce: support for shutdown and reboot
by Vignesh Radhakrishnan
· Mon Dec 11 13:17:58 2017 -0800
85c129f
Tegra194: request CG7 before checking if SC7 is allowed
by Vignesh Radhakrishnan
· Wed Dec 20 15:04:26 2017 -0800
8f4f102
Tegra194: config to enable/disable strict checking mode
by Steven Kao
· Wed Dec 13 06:39:15 2017 +0800
e9d69f7
Tegra194: remove unused platform configs
by Varun Wadekar
· Wed Nov 29 15:34:58 2017 -0800
4edc17c
Tegra194: restore XUSB stream IDs on System Resume
by Varun Wadekar
· Mon Nov 20 17:14:47 2017 -0800
e1e4dcb
Merge "rcar_gen3: Add missing #{address,size}-cells into generated DT" into integration
by Manish Pandey
· Fri Jan 17 09:52:14 2020 +0000
6aeb55d
intel: Add function to check fpga readiness
by Hadi Asyrafi
· Tue Dec 24 14:43:22 2019 +0800
36a9f30
intel: Add bridge control for FPGA reconfig
by Hadi Asyrafi
· Tue Dec 24 10:42:52 2019 +0800
0c6dae2
intel: FPGA config_isdone() status query
by Hadi Asyrafi
· Tue Dec 17 23:33:39 2019 +0800
8ebd237
intel: System Manager refactoring
by Hadi Asyrafi
· Mon Dec 23 17:58:04 2019 +0800
67cb0ea
intel: Refactor reset manager driver
by Hadi Asyrafi
· Mon Dec 23 13:25:33 2019 +0800
e73c511
intel: Enable bridge access in Intel platform
by Hadi Asyrafi
· Mon Oct 21 16:35:08 2019 +0800
3afb87a
intel: Modify non secure access function
by Hadi Asyrafi
· Mon Oct 21 16:27:29 2019 +0800
f6b2b3c
plat: xilinx: Move pm_client.h to common directory
by Tejas Patel
· Fri Jan 10 03:08:40 2020 -0800
cbc9005
plat: xilinx: versal: Make silicon default build target
by Siva Durga Prasad Paladugu
· Wed Jul 10 16:15:19 2019 +0530
2f4cc71
xilinx: versal: Wire silicon default setup
by Siva Durga Prasad Paladugu
· Fri May 03 16:35:25 2019 +0530
5aa76f9
versal: Increase OCM memory size for DEBUG builds
by Venkatesh Yadav Abbarapu
· Mon Nov 25 01:47:48 2019 -0700
41dd096
plat: xilinx: versal: Dont set IOU switch clock
by Siva Durga Prasad Paladugu
· Tue Jun 25 17:48:27 2019 +0530
10161e5
arm64: versal: Adjust cpu clock for versal virtual
by Siva Durga Prasad Paladugu
· Sat Apr 27 11:23:20 2019 +0530
2294b42
xilinx: versal: Add support for PM_GET_OPERATING_CHARACTERISTIC EEMI call
by Saeed Nowshadi
· Mon Jun 03 10:22:35 2019 -0700
bd4aa5a
plat: versal: Add Get_ChipID API
by Ravi Patel
· Mon Aug 12 03:17:54 2019 -0700
ed05a71
plat: xilinx: versal: Add load Pdi API support
by Jolly Shah
· Fri Mar 22 05:33:39 2019 +0530
22b0b49
xilinx: versal: Add feature check API
by Ravi Patel
· Wed Mar 06 12:34:46 2019 +0530
fcb7c16
xilinx: versal: Implement set wakeup source for client
by Tejas Patel
· Wed Feb 27 18:44:56 2019 +0530
649e924
plat: xilinx: versal: Add GET_CALLBACK_DATA function
by Rajan Vaja
· Mon Mar 04 11:09:40 2019 +0530
c5a1bda
xilinx: versal: Add PSCI APIs for system shutdown & reset
by Saeed Nowshadi
· Sun Dec 08 23:35:35 2019 -0800
54d1319
xilinx: versal: Add PSCI APIs for suspend/resume
by Tejas Patel
· Wed Feb 27 18:44:55 2019 +0530
6171711
xilinx: versal: Remove no_pmc ops to ON power domain
by Tejas Patel
· Wed Feb 27 18:44:57 2019 +0530
db81205
xilinx: versal: Add set wakeup source API
by Tejas Patel
· Wed Jan 23 14:18:53 2019 +0530
7029dd8
xilinx: versal: Add client wakeup API
by Tejas Patel
· Wed Feb 27 18:44:54 2019 +0530
a3e34ad
xilinx: versal: Add query data API
by Tejas Patel
· Fri Feb 01 17:25:19 2019 +0530
49cd871
xilinx: versal: Add request wakeup API
by Tejas Patel
· Wed Jan 23 14:18:51 2019 +0530
0266202
xilinx: versal: Add PM_INIT_FINALIZE API for versal
by Tejas Patel
· Mon Jan 21 17:56:49 2019 +0530
044001d
xilinx: versal: Add support of PM_GET_TRUSTZONE_VERSION API
by Tejas Patel
· Mon Jan 21 17:56:48 2019 +0530
a4494de
xilinx: versal: enable ipi mailbox service
by Wendy Liang
· Mon Jan 21 13:45:49 2019 +0530
c31c48b
xilinx: move ipi mailbox svc to xilinx common
by Wendy Liang
· Mon Jan 21 13:45:48 2019 +0530
9141f44
plat: xilinx: versal: Implement PM IOCTL API
by Tejas Patel
· Thu Jan 10 03:03:48 2019 -0800
6b28225
xilinx: versal: Implement power down/restart related EEMI API
by Tejas Patel
· Thu Jan 10 03:03:47 2019 -0800
59c608a
xilinx: versal: Add SMC handler for EEMI API
by Tejas Patel
· Wed Jan 09 04:10:29 2019 -0800
023116d
xilinx: versal: Implement PLL related PM APIs
by Tejas Patel
· Tue Jan 08 01:46:41 2019 -0800
1f56fb1
xilinx: versal: Implement clock related PM APIs
by Tejas Patel
· Tue Jan 08 01:46:40 2019 -0800
20e9202
xilinx: versal: Implement pin control related PM APIs
by Tejas Patel
· Tue Jan 08 01:46:39 2019 -0800
Next »