Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
e9207d66da87a786b2485408529843d13634eb13
/
include
/
lib
/
cpus
« Previous
b5d1f8e
Merge pull request #1200 from robertovargas-arm/bl2-el3
by davidcunado-arm
· 7 years ago
8ca0af2
Workaround for CVE-2017-5715 for Cortex A9, A15 and A17
by Dimitris Papastamos
· 7 years ago
e0e9946
bl2-el3: Add BL2_EL3 image
by Roberto Vargas
· 7 years ago
d7e2e9e
Add hooks to save/restore AMU context for Cortex A75
by Dimitris Papastamos
· 7 years ago
fcedb69
Implement support for the Activity Monitor Unit on Cortex A75
by Dimitris Papastamos
· 7 years ago
09d26a6
ARMv7: introduce Cortex-A12
by Etienne Carriere
· 7 years ago
010dd1f
ARMv7: introduce Cortex-A17
by Etienne Carriere
· 7 years ago
f2f7b91
ARMv7: introduce Cortex-A7
by Etienne Carriere
· 7 years ago
37f8cdc
ARMv7: introduce Cortex-A5
by Etienne Carriere
· 7 years ago
a1249e0
ARMv7: introduce Cortex-A9
by Etienne Carriere
· 7 years ago
4ece755
ARMv7: introduce Cortex-A15
by Etienne Carriere
· 7 years ago
c3b4ca1
Cortex-A72: Implement workaround for erratum 859971
by Eleanor Bonnici
· 7 years ago
0c9bd27
Cortex-A57: Implement workaround for erratum 859972
by Eleanor Bonnici
· 7 years ago
41b61be
CPU: Correct names of implementation-defined aux regs
by Eleanor Bonnici
· 7 years ago
b83e42b
CPU: Make shifted constants unsigned
by Eleanor Bonnici
· 7 years ago
ac838c5
aarch32: Fix L2CTRL definition for Cortex A57 and A72
by Dimitris Papastamos
· 7 years ago
9c47a5a
aarch32: Implement errata workarounds for Cortex A53
by Dimitris Papastamos
· 7 years ago
c6a11f6
include: add U()/ULL() macros for constants
by Varun Wadekar
· 7 years ago
1384a16
Unique names for defines in the CPU libraries
by Varun Wadekar
· 7 years ago
805c2c7
Add support for Cortex-A75 and Cortex-A55 CPUs
by David Wang
· 8 years ago
9326b90
Cortex-A53: add some bit definitions
by Haojian Zhuang
· 7 years ago
fa3cf0b
Use SPDX license identifiers
by dp-arm
· 8 years ago
7d99b6c
Merge branch 'integration' into tf_issue_461
by Scott Branden
· 8 years ago
bf404c0
Move defines in utils.h to utils_def.h to fix shared header compile issues
by Scott Branden
· 8 years ago
a9f776c
AArch32: Add support for ARM Cortex-A53/57/72 MPCore Processor
by Yatharth Kochar
· 8 years ago
00eefd9
Add workaround for ARM Cortex-A53 erratum 855873
by Andre Przywara
· 8 years ago
69ce101
Tegra: enable ECC/Parity protection for Cortex-A57 CPUs
by Varun Wadekar
· 8 years ago
d43583c
cpus: denver: disable DCO operations from platform code
by Varun Wadekar
· 9 years ago
3c337a6
cpus: Add support for all Denver variants
by Varun Wadekar
· 9 years ago
d5ec367
Report errata workaround status to console
by Jeenu Viswambharan
· 8 years ago
441bfdd
Use #ifdef for IMAGE_BL* instead of #if
by Masahiro Yamada
· 8 years ago
ee5eb80
Add provision to extend CPU operations at more levels
by Jeenu Viswambharan
· 8 years ago
a4c219a
AArch32: Add support for ARM Cortex-A32 MPCore Processor
by Yatharth Kochar
· 8 years ago
f528faf
AArch32: Common changes needed for BL1/BL2
by Yatharth Kochar
· 8 years ago
748be1d
AArch32: Add support in TF libraries
by Soby Mathew
· 9 years ago
6a72a91
bl31: Add error reporting registers
by Naga Sureshkumar Relli
· 8 years ago
63af687
Add support for ARM Cortex-A73 MPCore Processor
by Yatharth Kochar
· 9 years ago
143ef1a
Add support for Cortex-A57 erratum 833471 workaround
by Sandrine Bailleux
· 9 years ago
adcbd55
Add support for Cortex-A57 erratum 826977 workaround
by Sandrine Bailleux
· 9 years ago
48cbe85
Add support for Cortex-A57 erratum 829520 workaround
by Sandrine Bailleux
· 9 years ago
c11116f
Add support for Cortex-A57 erratum 828024 workaround
by Sandrine Bailleux
· 9 years ago
a7e0c53
Add support for Cortex-A57 erratum 826974 workaround
by Sandrine Bailleux
· 9 years ago
d481759
Disable non-temporal hint on Cortex-A53/57
by Sandrine Bailleux
· 9 years ago
432aa77
Add support for ARM Cortex-A35 processor
by Sandrine Bailleux
· 9 years ago
7d19941
Remove dashes from image names: 'BL3-x' --> 'BL3x'
by Juan Castillo
· 9 years ago
29a7a03
Juno R2: Configure the correct L2 RAM latency values
by Sandrine Bailleux
· 9 years ago
3ce4e88
Add macros for retention control in Cortex-A53/A57
by Varun Wadekar
· 9 years ago
4fceaca
cortex_a53: Add A53 errata #826319, #836870
by developer
· 9 years ago
28463b9
Add "Project Denver" CPU support
by Varun Wadekar
· 9 years ago
ea59668
Add header guards to asm macro files
by Dan Handley
· 10 years ago
c47e011
Add support for ARM Cortex-A72 processor
by Vikram Kanigiri
· 10 years ago
36433d1
Call reset handlers upon BL3-1 entry.
by Yatharth Kochar
· 10 years ago
798140d
Juno: Implement initial platform port
by Sandrine Bailleux
· 10 years ago
802f865
Add support for selected Cortex-A57 errata workarounds
by Soby Mathew
· 10 years ago
38b4bc9
Add CPU specific crash reporting handlers
by Soby Mathew
· 10 years ago
8e2f287
Add CPU specific power management operations
by Soby Mathew
· 10 years ago