Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / e60f1bfe77105f243af3d5afe73576c7e5addd0f / plat / nvidia / tegra / soc / t186
  1. e60f1bf Tegra: memctrl_v2: check GPU state before VPR programming by Varun Wadekar · 8 years ago
  2. 8964509 Tegra186: fix per-cpu wake times for CPU power states by Varun Wadekar · 8 years ago
  3. a7c1ea7 Tegra186: add Video memory carveout settings by Varun Wadekar · 8 years ago
  4. 4223657 Tegra186: support for C6/C7 CPU_SUSPEND states by Varun Wadekar · 8 years ago
  5. c2c3a2a Tegra186: support for the latest platform port handlers by Varun Wadekar · 8 years ago
  6. 38020c9 Tegra186: implement prepare_system_reset handler by Varun Wadekar · 9 years ago
  7. a64806a Tegra186: implement CPU_OFF handler by Varun Wadekar · 9 years ago
  8. 20c9429 Tegra186: update SYSCNT_FREQ to 31.25MHz by Varun Wadekar · 9 years ago
  9. 94d8532 Tegra186: relocate bl31.bin to the SYSRAM by Varun Wadekar · 9 years ago
  10. 782c83d Tegra186: implement prepare_system_off handler by Varun Wadekar · 7 years ago
  11. abd153c Tegra186: power on/off secondary CPUs by Varun Wadekar · 9 years ago
  12. 59c3aa0 Tegra186: SiP calls to interact with the MCE driver by Varun Wadekar · 9 years ago
  13. a0352ab Tegra186: mce: driver for the CPU complex power manager block by Varun Wadekar · 7 years ago
  14. 921b906 Tegra186: platform support for Tegra "T186" SoC by Varun Wadekar · 9 years ago