Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
ac9e120c82af52d354cec7a8be5cb6d2d623c63a
/
plat
/
intel
/
soc
/
agilex
/
bl2_plat_setup.c
044ed48
feat(intel): support version 2 SiP SVC SMC function ID for non-mailbox commands
by Sieu Mun Tang
· Wed May 11 10:45:19 2022 +0800
82cf5df
feat(intel): add support for F2S and S2F bridge SMC with mask to enable, disable and reset bridge
by Sieu Mun Tang
· Thu May 05 17:07:21 2022 +0800
b19ac61
feat(intel): add macro to switch between different UART PORT
by Boon Khai Ng
· Fri Aug 06 01:16:46 2021 +0800
c353b0a
Merge "fix(intel): assert if bl_mem_params is NULL pointer" into integration
by Madhukar Pappireddy
· Mon Feb 28 20:36:30 2022 +0100
380924d
fix(intel): assert if bl_mem_params is NULL pointer
by Siew Chin Lim
· Sat Jun 12 13:25:05 2021 +0800
ae4cd3a
fix(intel): enable HPS QSPI access by default
by Abdul Halim, Muhammad Hadi Asyrafi
· Tue Oct 06 20:09:53 2020 +0800
cf93158
plat/intel: do not keep mmc_device_info in stack
by Yann Gautier
· Mon Mar 22 14:21:54 2021 +0100
fcbc33d
plat: intel: set DRVSEL and SMPLSEL for DWMMC
by Tien Hock Loh
· Mon May 11 01:11:39 2020 -0700
7dd4add
Merge "intel: Enable EMAC PHY in Intel FPGA platform" into integration
by Sandrine Bailleux
· Fri Feb 28 10:51:49 2020 +0000
98b5a11
16550: Use generic console_t data structure
by Andre Przywara
· Sat Jan 25 00:58:35 2020 +0000
8d9e891
intel: Enable EMAC PHY in Intel FPGA platform
by Tien Hock, Loh
· Wed Oct 02 13:49:25 2019 +0800
786db4d
intel: Change boot source selection
by Hadi Asyrafi
· Mon Dec 30 16:00:30 2019 +0800
6aeb55d
intel: Add function to check fpga readiness
by Hadi Asyrafi
· Tue Dec 24 14:43:22 2019 +0800
8ebd237
intel: System Manager refactoring
by Hadi Asyrafi
· Mon Dec 23 17:58:04 2019 +0800
67cb0ea
intel: Refactor reset manager driver
by Hadi Asyrafi
· Mon Dec 23 13:25:33 2019 +0800
e73c511
intel: Enable bridge access in Intel platform
by Hadi Asyrafi
· Mon Oct 21 16:35:08 2019 +0800
3afb87a
intel: Modify non secure access function
by Hadi Asyrafi
· Mon Oct 21 16:27:29 2019 +0800
5ae876f
intel: Refactor common platform code [5/5]
by Hadi Asyrafi
· Wed Oct 23 17:58:06 2019 +0800
6f8a2b2
intel: Refactor common platform code [3/5]
by Hadi Asyrafi
· Wed Oct 23 18:34:14 2019 +0800
f0fa807
intel: Refactor common platform code [2/5]
by Hadi Asyrafi
· Wed Oct 23 17:02:55 2019 +0800
9f5dfc9
intel: Refactor common platform code [1/5]
by Hadi Asyrafi
· Wed Oct 23 16:26:53 2019 +0800
a813fed
intel: agilex: Fix reliance on hard coded clock information
by Hadi Asyrafi
· Wed Aug 14 13:49:00 2019 +0800
616da77
intel: Adds support for Agilex platform
by Hadi Asyrafi
· Thu Jun 27 11:34:03 2019 +0800