Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / aa2c02912ab92a3f02fc7c2b4c073d52cefef65a / lib / cpus / aarch32
  1. aa2c029 Cortex-A57: Implement workaround for erratum 817169 by Ambroise Vincent · 5 years ago
  2. 1b0db76 Cortex-A57: Implement workaround for erratum 814670 by Ambroise Vincent · 5 years ago
  3. e0f9063 Sanitise includes across codebase by Antonio Nino Diaz · 6 years ago
  4. 0980dce Make errata reporting mandatory for CPU files by Soby Mathew · 6 years ago
  5. 4a284a4 aarch32: Implement static workaround for CVE-2018-3639 by Dimitris Papastamos · 6 years ago
  6. d1e1930 Fixup AArch32 errata printing framework by Soby Mathew · 6 years ago
  7. 04285cf Merge pull request #1228 from dp-arm/dp/cve_2017_5715 by davidcunado-arm · 6 years ago
  8. 471fb9b Merge pull request #1229 from manojkumar-arm/manojkumar-arm/ca72-aarch32-reset-fix by davidcunado-arm · 6 years ago
  9. e37c029 lib/cpus: fix branching in reset function for cortex-a72 AARCH32 mode by Manoj Kumar · 6 years ago
  10. 8ca0af2 Workaround for CVE-2017-5715 for Cortex A9, A15 and A17 by Dimitris Papastamos · 6 years ago
  11. e0e9946 bl2-el3: Add BL2_EL3 image by Roberto Vargas · 7 years ago
  12. 4c24bb7 Merge pull request #1168 from matt2048/master by davidcunado-arm · 7 years ago
  13. 41b0094 Replace macro ASM_ASSERTION with macro ENABLE_ASSERTIONS by Matt Ma · 7 years ago
  14. 09d26a6 ARMv7: introduce Cortex-A12 by Etienne Carriere · 7 years ago
  15. 010dd1f ARMv7: introduce Cortex-A17 by Etienne Carriere · 7 years ago
  16. f2f7b91 ARMv7: introduce Cortex-A7 by Etienne Carriere · 7 years ago
  17. 37f8cdc ARMv7: introduce Cortex-A5 by Etienne Carriere · 7 years ago
  18. a1249e0 ARMv7: introduce Cortex-A9 by Etienne Carriere · 7 years ago
  19. 4ece755 ARMv7: introduce Cortex-A15 by Etienne Carriere · 7 years ago
  20. c3b4ca1 Cortex-A72: Implement workaround for erratum 859971 by Eleanor Bonnici · 7 years ago
  21. 0c9bd27 Cortex-A57: Implement workaround for erratum 859972 by Eleanor Bonnici · 7 years ago
  22. 41b61be CPU: Correct names of implementation-defined aux regs by Eleanor Bonnici · 7 years ago
  23. 2b40ca6 aarch32: Implement errata workarounds for Cortex A57 by Dimitris Papastamos · 7 years ago
  24. 9c47a5a aarch32: Implement errata workarounds for Cortex A53 by Dimitris Papastamos · 7 years ago
  25. 370542e aarch32: Implement cpu_rev_var_hs() by Dimitris Papastamos · 7 years ago
  26. 1384a16 Unique names for defines in the CPU libraries by Varun Wadekar · 7 years ago
  27. fa3cf0b Use SPDX license identifiers by dp-arm · 7 years ago
  28. bf360df Merge pull request #910 from dp-arm/dp/AArch32-juno-port by davidcunado-arm · 7 years ago
  29. a9f776c AArch32: Add support for ARM Cortex-A53/57/72 MPCore Processor by Yatharth Kochar · 8 years ago
  30. 7c65c1e Remove build option `ASM_ASSERTION` by Antonio Nino Diaz · 7 years ago
  31. 9d92e8c Replace ASM signed tests with unsigned by Douglas Raillard · 7 years ago
  32. d5ec367 Report errata workaround status to console by Jeenu Viswambharan · 7 years ago
  33. 441bfdd Use #ifdef for IMAGE_BL* instead of #if by Masahiro Yamada · 8 years ago
  34. ee5eb80 Add provision to extend CPU operations at more levels by Jeenu Viswambharan · 8 years ago
  35. adb7027 AArch32: Fix the stack alignment issue by Soby Mathew · 8 years ago
  36. a4c219a AArch32: Add support for ARM Cortex-A32 MPCore Processor by Yatharth Kochar · 8 years ago
  37. f528faf AArch32: Common changes needed for BL1/BL2 by Yatharth Kochar · 8 years ago
  38. 748be1d AArch32: Add support in TF libraries by Soby Mathew · 8 years ago