Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / a7178ca645590e9cb4f835f64754ac380fa6c8ea / plat / xilinx / common / plat_fdt.c
  1. da81353 fix(xilinx): warn if reserved memory pre-exists in DT by Maheedhar Bollapalli · Sun Sep 15 22:09:00 2024 -1200
  2. 0c71800 fix(xilinx): add FIT image check in prepare_dtb by Prasad Kummari · Fri Oct 20 15:09:27 2023 +0530
  3. 66d3cda refactor(xilinx): remove multiple return paths in prepare_dtb by Amit Nagal · Wed Sep 27 12:28:35 2023 +0530
  4. 29efcbe fix(xilinx): dcache flush for dtb region by Amit Nagal · Mon Sep 04 21:54:00 2023 -1200
  5. c1248e8 fix(xilinx): dynamic mmap region for dtb by Amit Nagal · Mon Sep 04 21:53:59 2023 -1200
  6. c6a3c32 Merge "fix(xilinx): don't reserve 1 more byte" into integration by Joanna Farley · Thu Sep 07 09:36:54 2023 +0200
  7. 53be5f6 fix(xilinx): don't reserve 1 more byte by Michal Simek · Tue Sep 05 12:26:44 2023 +0200
  8. 659c6aa fix(xilinx): update dtb when dtb address and tf-a ddr flow is used by Amit Nagal · Tue Aug 29 02:44:59 2023 -1200
  9. e3f2a10 fix(xilinx): add headers to resolve compile time issue by Akshay Belsare · Wed Jul 19 10:07:50 2023 +0530
  10. 3a7d304 feat(versal): ddr address reservation in dtb at runtime by Amit Nagal · Mon Jul 10 10:32:15 2023 +0530