Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 923cd7760493760fa35f62e38b93a17f4a6edfb0 / services
  1. da43b66 PSCI: Migrate SPDs and TSP to the new platform and framework API by Soby Mathew · 9 years ago
  2. 981487a PSCI: Switch to the new PSCI frameworks by Soby Mathew · 9 years ago
  3. 49473e4 PSCI: Implement platform compatibility layer by Soby Mathew · 9 years ago
  4. 574d685 PSCI: Unify warm reset entry points by Sandrine Bailleux · 9 years ago
  5. 85dbf5a PSCI: Add framework to handle composite power states by Soby Mathew · 10 years ago
  6. 9d754f6 PSCI: Introduce new platform interface to describe topology by Soby Mathew · 10 years ago
  7. b0082d2 PSCI: Introduce new platform and CM helper APIs by Soby Mathew · 10 years ago
  8. 3a9e8bf PSCI: Remove references to affinity based power management by Soby Mathew · 10 years ago
  9. 6b8b302 PSCI: Invoke PM hooks only for the highest level by Soby Mathew · 9 years ago
  10. 991d42c PSCI: Create new directory to implement new frameworks by Soby Mathew · 9 years ago
  11. f5bd697 tlkd: delete 'NEED_BL32' build variable by Varun Wadekar · 9 years ago
  12. 2e0764b Merge pull request #324 from soby-mathew/sm/sys_suspend by danh-arm · 9 years ago
  13. 9ccbc03 Merge pull request #310 from sandrine-bailleux/sb/tf-issue-304-phase1 by danh-arm · 9 years ago
  14. 9616838 PSCI: Add SYSTEM_SUSPEND API support by Soby Mathew · 10 years ago
  15. 33e7d6a Fix integer extension in mpidr_set_aff_inst() by Andrew Thoelke · 9 years ago
  16. 449dbd5 Introduce PROGRAMMABLE_RESET_ADDRESS build option by Sandrine Bailleux · 9 years ago
  17. acde8b0 Rationalize reset handling code by Sandrine Bailleux · 9 years ago
  18. 22fa7e4 PSCI: Set ON_PENDING state early during CPU_ON by Soby Mathew · 9 years ago
  19. ebfeae9 Pass arguments/results between EL3/S-EL1 via CPU registers (x0-x7) by Varun Wadekar · 10 years ago
  20. a877c25 Add support to indicate size and end of assembly functions by Kévin Petit · 10 years ago
  21. 2eb68ca Merge pull request #280 from vwadekar/tlkd-fixed-v3 by danh-arm · 10 years ago
  22. b539b6c Open/Close TA sessions, send commands/events to TAs by Varun Wadekar · 10 years ago
  23. 968c029 Preempt/Resume standard function ID calls by Varun Wadekar · 10 years ago
  24. 97625e3 Translate secure/non-secure virtual addresses by Varun Wadekar · 10 years ago
  25. a97535f Register NS shared memory for SP's activity logs and TA sessions by Varun Wadekar · 10 years ago
  26. 3d4e6a5 Add TLK Dispatcher (tlkd) based on the Test Dispatcher (tspd) by Varun Wadekar · 10 years ago
  27. 9b38fc8 Initialise cpu ops after enabling data cache by Vikram Kanigiri · 10 years ago
  28. a64a854 Fix violations to the coding style by Sandrine Bailleux · 10 years ago
  29. 2b7de2b Export maximum affinity using PLATFORM_MAX_AFFLVL macro by Soby Mathew · 10 years ago
  30. 36433d1 Call reset handlers upon BL3-1 entry. by Yatharth Kochar · 10 years ago
  31. 47903c0 Demonstrate model for routing IRQs to EL3 by Soby Mathew · 10 years ago
  32. 61e615b Verify capabilities before handling PSCI calls by Soby Mathew · 10 years ago
  33. 6cdddaf Implement PSCI_FEATURES API by Soby Mathew · 10 years ago
  34. 110fe36 Rework the PSCI migrate APIs by Soby Mathew · 10 years ago
  35. 26fb90e Return success if an interrupt is seen during PSCI CPU_SUSPEND by Soby Mathew · 10 years ago
  36. 74e52a7 Validate power_state and entrypoint when executing PSCI calls by Soby Mathew · 10 years ago
  37. f512157 Save 'power_state' early in PSCI CPU_SUSPEND call by Soby Mathew · 10 years ago
  38. 8595b87 Rework internal API to save non-secure entry point info by Soby Mathew · 10 years ago
  39. 5f2c1b3 PSCI: Check early for invalid CPU state during CPU ON by Soby Mathew · 10 years ago
  40. ffb4ab1 Remove `ns_entrypoint` and `mpidr` from parameters in pm_ops by Soby Mathew · 10 years ago
  41. 2ae2043 Remove coherent memory from the BL memory maps by Soby Mathew · 10 years ago
  42. 523d633 Move bakery algorithm implementation out of coherent memory by Soby Mathew · 10 years ago
  43. 7d861ea Invalidate the dcache after initializing cpu-ops by Soby Mathew · 10 years ago
  44. 2b69750 Fix CPU_SUSPEND when invoked with affinity level higher than get_max_afflvl() by Soby Mathew · 10 years ago
  45. e2b2d8f Fix the array size of mpidr_aff_map_nodes_t. by Soby Mathew · 10 years ago
  46. c288886 Add opteed based on tspd by Jens Wiklander · 10 years ago
  47. 8e2f287 Add CPU specific power management operations by Soby Mathew · 10 years ago
  48. 56bcdc2 Miscellaneous PSCI code cleanups by Achin Gupta · 10 years ago
  49. f6b9e99 Add APIs to preserve highest affinity level in OFF state by Achin Gupta · 10 years ago
  50. cab78e4 Rework state management in the PSCI implementation by Achin Gupta · 10 years ago
  51. f3ccbab Add PSCI service specific per-CPU data by Achin Gupta · 10 years ago
  52. 4dc4a47 Add support for PSCI SYSTEM_OFF and SYSTEM_RESET APIs by Juan Castillo · 10 years ago
  53. 9e46188 Merge pull request #189 from achingupta/ag/tf-issues#153 by Dan Handley · 10 years ago
  54. 4fd2f5c Clarify platform porting interface to TSP by Dan Handley · 10 years ago
  55. ed1744e Unmask SError interrupt and clear SCR_EL3.EA bit by Achin Gupta · 10 years ago
  56. 6dc22e3 Merge pull request #178 from soby-mathew/sm/optmize_el3_context by danh-arm · 10 years ago
  57. 4e81341 Support asynchronous method for BL3-2 initialization by Vikram Kanigiri · 10 years ago
  58. 9d70f0f Rework the TSPD setup code by Vikram Kanigiri · 10 years ago
  59. 2ed46e9 Optimize EL3 register state stored in cpu_context structure by Soby Mathew · 10 years ago
  60. 5cd545d Merge pull request #177 from jcastillo-arm/jc/tf-issues/096 by danh-arm · 10 years ago
  61. f558cac Rework incorrect use of assert() and panic() in codebase by Juan Castillo · 10 years ago
  62. 9f09835 Simplify management of SCTLR_EL3 and SCTLR_EL1 by Achin Gupta · 10 years ago
  63. 9c60d80 Remove the concept of coherent stacks by Achin Gupta · 10 years ago
  64. e1aa516 Remove coherent stack usage from the warm boot path by Achin Gupta · 10 years ago
  65. e998254 Make enablement of the MMU more flexible by Achin Gupta · 10 years ago
  66. 2bc0785 Remove current CPU mpidr from PSCI common code by Andrew Thoelke · 10 years ago
  67. 3c74a44 Merge pull request #152 from jcastillo-arm/jc/tf-issues/073-v2 by danh-arm · 10 years ago
  68. 42970b0 Merge pull request #147 from athoelke/at/remove-bakery-mpidr by danh-arm · 10 years ago
  69. 2d55240 Remove all checkpatch errors from codebase by Juan Castillo · 10 years ago
  70. 958cc02 Remove calling CPU mpidr from bakery lock API by Andrew Thoelke · 10 years ago
  71. fb06094 Merge pull request #145 from athoelke/at/psci-memory-optimization-v2 by danh-arm · 10 years ago
  72. dc589aa Merge pull request #144 from athoelke/at/init-context-v2 by danh-arm · 10 years ago
  73. 56f4470 Correctly dimension the PSCI aff_map_node array by Andrew Thoelke · 10 years ago
  74. e9a0d11 Eliminate psci_suspend_context array by Andrew Thoelke · 10 years ago
  75. 4e12607 Initialise CPU contexts from entry_point_info by Andrew Thoelke · 10 years ago
  76. 4af473c Merge pull request #140 from athoelke/at/psci_smc_handler by danh-arm · 10 years ago
  77. 4d2d553 Remove early_exceptions from BL3-1 by Andrew Thoelke · 10 years ago
  78. 8c28fe0 Per-cpu data cache restructuring by Andrew Thoelke · 10 years ago
  79. a2f6553 Provide cm_get/set_context() for current CPU by Andrew Thoelke · 10 years ago
  80. 89a3c84 PSCI SMC handler improvements by Andrew Thoelke · 10 years ago
  81. 93c89ec Fix compilation issue for IMF_READ_INTERRUPT_ID build flag by Soby Mathew · 10 years ago
  82. 459df4c Merge pull request #110 from soby-mathew:sm/support_normal_irq_in_tsp-v4 into for-v0.4 by Dan Handley · 10 years ago
  83. 701fea7 Further renames of platform porting functions by Dan Handley · 10 years ago
  84. 3d57851 Fixup Standard SMC Resume Handling by Soby Mathew · 10 years ago
  85. b226a4d Add enable mmu platform porting interfaces by Dan Handley · 10 years ago
  86. ed6ff95 Split platform.h into separate headers by Dan Handley · 10 years ago
  87. 60b13e3 Remove unused data declarations by Dan Handley · 10 years ago
  88. a17fefa Remove extern keyword from function declarations by Dan Handley · 10 years ago
  89. 332ff85 Merge pull request #104 from athoelke:at/tsp-entrypoints-v2 by Andrew Thoelke · 10 years ago
  90. 077193f Merge pull request #105 from athoelke:sm/support_normal_irq_in_tsp-v2 by Andrew Thoelke · 10 years ago
  91. 58484d4 Merge pull request #102 from achingupta:ag/tf-issues#104-v2 by Andrew Thoelke · 10 years ago
  92. 29c7ae1 Merge pull request #99 from vikramkanigiri:vk/tf-issues-133_V3 by Andrew Thoelke · 10 years ago
  93. 1c5630d Merge pull request #67 from achingupta:ag/psci_standby_bug_fix by Andrew Thoelke · 10 years ago
  94. 891c4ca Use a vector table for TSP entrypoints by Andrew Thoelke · 10 years ago
  95. 9f71f70 Non-Secure Interrupt support during Standard SMC processing in TSP by Soby Mathew · 10 years ago
  96. aeaab68 Add S-EL1 interrupt handling support in the TSPD by Achin Gupta · 10 years ago
  97. 405406d Use secure timer to generate S-EL1 interrupts by Achin Gupta · 10 years ago
  98. 9cf2bb7 Introduce interrupt handling framework in BL3-1 by Achin Gupta · 10 years ago
  99. 27b895e Add context library API to change a bit in SCR_EL3 by Achin Gupta · 11 years ago
  100. 18d6eaf Rework 'state' field usage in per-cpu TSP context by Achin Gupta · 11 years ago