1. e9c4a64 Make generic code work in presence of system caches by Achin Gupta · 9 years ago
  2. a31c9f3 Merge pull request #390 from vikramkanigiri/at/unify_bakery_locks_v2 by Achin Gupta · 9 years ago
  3. e466c9f Re-design bakery lock memory allocation and algorithm by Andrew Thoelke · 9 years ago
  4. 9a0ff9b Pass the target suspend level to SPD suspend hooks by Achin Gupta · 9 years ago
  5. 011ca18 PSCI: Rework generic code to conform to coding guidelines by Soby Mathew · 9 years ago
  6. f1f97a1 PSCI: Fix the return code for invalid entrypoint by Soby Mathew · 9 years ago
  7. 981487a PSCI: Switch to the new PSCI frameworks by Soby Mathew · 9 years ago
  8. 49473e4 PSCI: Implement platform compatibility layer by Soby Mathew · 9 years ago
  9. 574d685 PSCI: Unify warm reset entry points by Sandrine Bailleux · 9 years ago
  10. 85dbf5a PSCI: Add framework to handle composite power states by Soby Mathew · 10 years ago
  11. 9d754f6 PSCI: Introduce new platform interface to describe topology by Soby Mathew · 10 years ago
  12. b0082d2 PSCI: Introduce new platform and CM helper APIs by Soby Mathew · 10 years ago
  13. 3a9e8bf PSCI: Remove references to affinity based power management by Soby Mathew · 10 years ago
  14. 6b8b302 PSCI: Invoke PM hooks only for the highest level by Soby Mathew · 9 years ago
  15. 991d42c PSCI: Create new directory to implement new frameworks by Soby Mathew · 9 years ago
  16. 2e0764b Merge pull request #324 from soby-mathew/sm/sys_suspend by danh-arm · 9 years ago
  17. 9ccbc03 Merge pull request #310 from sandrine-bailleux/sb/tf-issue-304-phase1 by danh-arm · 9 years ago
  18. 9616838 PSCI: Add SYSTEM_SUSPEND API support by Soby Mathew · 10 years ago
  19. 33e7d6a Fix integer extension in mpidr_set_aff_inst() by Andrew Thoelke · 9 years ago
  20. 449dbd5 Introduce PROGRAMMABLE_RESET_ADDRESS build option by Sandrine Bailleux · 9 years ago
  21. acde8b0 Rationalize reset handling code by Sandrine Bailleux · 9 years ago
  22. 22fa7e4 PSCI: Set ON_PENDING state early during CPU_ON by Soby Mathew · 9 years ago
  23. a877c25 Add support to indicate size and end of assembly functions by Kévin Petit · 10 years ago
  24. 9b38fc8 Initialise cpu ops after enabling data cache by Vikram Kanigiri · 10 years ago
  25. a64a854 Fix violations to the coding style by Sandrine Bailleux · 10 years ago
  26. 2b7de2b Export maximum affinity using PLATFORM_MAX_AFFLVL macro by Soby Mathew · 10 years ago
  27. 36433d1 Call reset handlers upon BL3-1 entry. by Yatharth Kochar · 10 years ago
  28. 61e615b Verify capabilities before handling PSCI calls by Soby Mathew · 10 years ago
  29. 6cdddaf Implement PSCI_FEATURES API by Soby Mathew · 10 years ago
  30. 110fe36 Rework the PSCI migrate APIs by Soby Mathew · 10 years ago
  31. 26fb90e Return success if an interrupt is seen during PSCI CPU_SUSPEND by Soby Mathew · 10 years ago
  32. 74e52a7 Validate power_state and entrypoint when executing PSCI calls by Soby Mathew · 10 years ago
  33. f512157 Save 'power_state' early in PSCI CPU_SUSPEND call by Soby Mathew · 10 years ago
  34. 8595b87 Rework internal API to save non-secure entry point info by Soby Mathew · 10 years ago
  35. 5f2c1b3 PSCI: Check early for invalid CPU state during CPU ON by Soby Mathew · 10 years ago
  36. ffb4ab1 Remove `ns_entrypoint` and `mpidr` from parameters in pm_ops by Soby Mathew · 10 years ago
  37. 2ae2043 Remove coherent memory from the BL memory maps by Soby Mathew · 10 years ago
  38. 523d633 Move bakery algorithm implementation out of coherent memory by Soby Mathew · 10 years ago
  39. 7d861ea Invalidate the dcache after initializing cpu-ops by Soby Mathew · 10 years ago
  40. 2b69750 Fix CPU_SUSPEND when invoked with affinity level higher than get_max_afflvl() by Soby Mathew · 10 years ago
  41. e2b2d8f Fix the array size of mpidr_aff_map_nodes_t. by Soby Mathew · 10 years ago
  42. 8e2f287 Add CPU specific power management operations by Soby Mathew · 10 years ago
  43. 56bcdc2 Miscellaneous PSCI code cleanups by Achin Gupta · 10 years ago
  44. f6b9e99 Add APIs to preserve highest affinity level in OFF state by Achin Gupta · 10 years ago
  45. cab78e4 Rework state management in the PSCI implementation by Achin Gupta · 10 years ago
  46. f3ccbab Add PSCI service specific per-CPU data by Achin Gupta · 10 years ago
  47. 4dc4a47 Add support for PSCI SYSTEM_OFF and SYSTEM_RESET APIs by Juan Castillo · 10 years ago
  48. ed1744e Unmask SError interrupt and clear SCR_EL3.EA bit by Achin Gupta · 10 years ago
  49. 2ed46e9 Optimize EL3 register state stored in cpu_context structure by Soby Mathew · 10 years ago
  50. 9f09835 Simplify management of SCTLR_EL3 and SCTLR_EL1 by Achin Gupta · 10 years ago
  51. 9c60d80 Remove the concept of coherent stacks by Achin Gupta · 10 years ago
  52. e1aa516 Remove coherent stack usage from the warm boot path by Achin Gupta · 10 years ago
  53. e998254 Make enablement of the MMU more flexible by Achin Gupta · 10 years ago
  54. 2bc0785 Remove current CPU mpidr from PSCI common code by Andrew Thoelke · 10 years ago
  55. 3c74a44 Merge pull request #152 from jcastillo-arm/jc/tf-issues/073-v2 by danh-arm · 10 years ago
  56. 42970b0 Merge pull request #147 from athoelke/at/remove-bakery-mpidr by danh-arm · 10 years ago
  57. 2d55240 Remove all checkpatch errors from codebase by Juan Castillo · 10 years ago
  58. 958cc02 Remove calling CPU mpidr from bakery lock API by Andrew Thoelke · 10 years ago
  59. fb06094 Merge pull request #145 from athoelke/at/psci-memory-optimization-v2 by danh-arm · 10 years ago
  60. dc589aa Merge pull request #144 from athoelke/at/init-context-v2 by danh-arm · 10 years ago
  61. 56f4470 Correctly dimension the PSCI aff_map_node array by Andrew Thoelke · 10 years ago
  62. e9a0d11 Eliminate psci_suspend_context array by Andrew Thoelke · 10 years ago
  63. 4e12607 Initialise CPU contexts from entry_point_info by Andrew Thoelke · 10 years ago
  64. 4af473c Merge pull request #140 from athoelke/at/psci_smc_handler by danh-arm · 10 years ago
  65. 4d2d553 Remove early_exceptions from BL3-1 by Andrew Thoelke · 10 years ago
  66. 8c28fe0 Per-cpu data cache restructuring by Andrew Thoelke · 10 years ago
  67. a2f6553 Provide cm_get/set_context() for current CPU by Andrew Thoelke · 10 years ago
  68. 89a3c84 PSCI SMC handler improvements by Andrew Thoelke · 10 years ago
  69. b226a4d Add enable mmu platform porting interfaces by Dan Handley · 10 years ago
  70. ed6ff95 Split platform.h into separate headers by Dan Handley · 10 years ago
  71. 60b13e3 Remove unused data declarations by Dan Handley · 10 years ago
  72. a17fefa Remove extern keyword from function declarations by Dan Handley · 10 years ago
  73. 58484d4 Merge pull request #102 from achingupta:ag/tf-issues#104-v2 by Andrew Thoelke · 10 years ago
  74. 29c7ae1 Merge pull request #99 from vikramkanigiri:vk/tf-issues-133_V3 by Andrew Thoelke · 10 years ago
  75. 1c5630d Merge pull request #67 from achingupta:ag/psci_standby_bug_fix by Andrew Thoelke · 10 years ago
  76. 9cf2bb7 Introduce interrupt handling framework in BL3-1 by Achin Gupta · 11 years ago
  77. 9851e42 Introduce macros to manipulate the SPSR by Vikram Kanigiri · 10 years ago
  78. 5e5c207 Rework BL3-1 unhandled exception handling and reporting by Soby Mathew · 11 years ago
  79. 42c5280 Fix broken standby state implementation in PSCI by Achin Gupta · 10 years ago
  80. 74a62b3 fvp: Provide per-EL MMU setup functions by Sandrine Bailleux · 11 years ago
  81. 9ceff0f Merge pull request #63 from soby-mathew/sm/save_callee_saved_registers_in_cpu_context-1 by danh-arm · 11 years ago
  82. 6c5192a Preserve x19-x29 across world switch for exception handling by Soby Mathew · 11 years ago
  83. f977ed8 Access system registers directly in assembler by Andrew Thoelke · 11 years ago
  84. 42e75a7 Correct usage of data and instruction barriers by Andrew Thoelke · 11 years ago
  85. a4cb68e Remove variables from .data section by Dan Handley · 11 years ago
  86. 2bd4ef2 Reduce deep nesting of header files by Dan Handley · 11 years ago
  87. e2712bc Always use named structs in header files by Dan Handley · 11 years ago
  88. 27f6e7d Move PSCI global functions out of private header by Dan Handley · 11 years ago
  89. bcd60ba Separate BL functions out of arch.h by Dan Handley · 11 years ago
  90. 714a0d2 Make use of user/system includes more consistent by Dan Handley · 11 years ago
  91. f100f41 Preserve PSCI cpu_suspend 'power_state' parameter. by Vikram Kanigiri · 11 years ago
  92. 38bde41 Place assembler functions in separate sections by Andrew Thoelke · 11 years ago
  93. 3b7c59b Add standby state support in PSCI cpu_suspend api by Vikram Kanigiri · 11 years ago
  94. 78a6e0c Remove partially qualified asm helper functions by Vikram Kanigiri · 11 years ago
  95. 1814a3e Implement ARM Standard Service by Jeenu Viswambharan · 11 years ago