Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
atf
/
86f6fb37fbca05ff1b4cba7a990915b8865b3acb
/
plat
/
intel
/
soc
/
n5x
/
include
a9fca83
fix(intel): fix Agilex and N5X clock manager to main PLL C0
by Jit Loon Lim
· 1 year, 8 months ago
f48707a
feat(intel): implement timer init divider via CPU frequency for N5X
by Sieu Mun Tang
· 2 years, 2 months ago
2cebbc6
Merge "feat(intel): add support for F2S and S2F bridge SMC with mask to enable, disable and reset bridge" into integration
by Madhukar Pappireddy
· 2 years, 4 months ago
a4a4327
feat(intel): implement timer init divider via cpu frequency. (#1)
by BenjaminLimJL
· 2 years, 5 months ago
82cf5df
feat(intel): add support for F2S and S2F bridge SMC with mask to enable, disable and reset bridge
by Sieu Mun Tang
· 2 years, 4 months ago
a544da1
fix(intel): make FPGA memory configurations platform specific
by Sieu Mun Tang
· 2 years, 6 months ago
8881ad0
build(intel): add N5X as a new Intel platform
by Sieu Mun Tang
· 2 years, 6 months ago