Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 6ec01e8661511bd444d08df46f17b2ce76067084 / plat / renesas / common / plat_pm.c
  1. 3e2fc61 fix(plat/rcar3): fix SYSTEM_OFF processing for R-Car D3 by Takuya Sakata · Wed Dec 01 13:37:02 2021 +0900
  2. 5919747 feat(plat/rcar3): modify type for Internal function argument by Takuya Sakata · Tue Nov 02 20:30:39 2021 +0900
  3. 0034f60 feat(plat/rcar3): modify sequence for update value for WUPMSKCA57/53 by Takuya Sakata · Tue Nov 02 20:30:02 2021 +0900
  4. 009b482 feat(plat/rcar): change process for Suspend To RAM by Toshiyuki Ogasahara · Mon Jul 12 19:29:52 2021 +0900
  5. e11238e plat: renesas: common: Include ulcb_cpld.h conditionally by Biju Das · Wed Dec 16 11:37:27 2020 +0000
  6. 4580328 plat: renesas: Move to common by Biju Das · Wed Dec 16 11:28:07 2020 +0000[Renamed from plat/renesas/rcar/plat_pm.c]
  7. d9675d3 plat: renesas:rcar: Code cleanup by Biju Das · Sun Dec 13 20:38:44 2020 +0000
  8. 1c819c3 Use correct type when reading SCR register by Louis Mayencourt · Fri Jan 24 13:30:28 2020 +0000
  9. b67a8ca rcar_gen3: drivers: Change to restore timer counter value at resume by Toshiyuki Ogasahara · Fri Mar 22 16:14:00 2019 +0900
  10. 4ae342c rcar_gen3: plat: Add initial D3 support by Marek Vasut · Sat Jan 05 13:56:03 2019 +0100
  11. 122555f rcar_gen3: plat: Add missing cpu_on_check() implementation by Marek Vasut · Sat Jan 05 16:21:14 2019 +0100
  12. 38ec9e5 rcar_gen3: drivers: cpld: Move rcar_cpld_reset_cpu() into header by Marek Vasut · Fri Dec 28 11:26:03 2018 +0100
  13. e724649 rcar_gen3: plat: Clean up rcar_pwrc_code_copy_to_system_ram() by Marek Vasut · Mon Dec 31 17:12:45 2018 +0100
  14. e0f9063 Sanitise includes across codebase by Antonio Nino Diaz · Fri Dec 14 00:18:21 2018 +0000
  15. bf084dc rcar-gen3: initial commit for the rcar-gen3 boards by Jorge Ramirez-Ortiz · Sun Sep 23 09:36:13 2018 +0200