Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 3fc4d220958245c30657f8c9a8c036eaaa4a4f94 / plat / intel / soc / n5x
  1. 7a22863 Merge changes Id85b2541,I4d253e2f into integration by Sandrine Bailleux · Wed Jan 10 13:54:11 2024 +0100
  2. 6e0e1b5 fix(intel): update system counter back to 400MHz by Sieu Mun Tang · Fri Dec 22 11:30:46 2023 +0800
  3. 60f7fb8 fix(intel): revert back to use L4 clock by Sieu Mun Tang · Fri Dec 22 11:12:17 2023 +0800
  4. fe91ca3 feat(intel): support QSPI ECC Linux for N5X by Jit Loon Lim · Wed Oct 18 16:19:18 2023 +0800
  5. e7ab132 Merge "fix(intel): fix hardcoded mpu frequency ticks" into integration by Sandrine Bailleux · Tue Dec 19 16:12:59 2023 +0100
  6. 8995426 Merge "fix(intel): bl31 overwrite OCRAM configuration" into integration by Sandrine Bailleux · Tue Dec 19 16:07:22 2023 +0100
  7. ffa06e7 fix(intel): fix hardcoded mpu frequency ticks by Jit Loon Lim · Fri Jul 07 17:15:26 2023 +0800
  8. d5f8a23 fix(intel): bl31 overwrite OCRAM configuration by Jit Loon Lim · Thu Oct 19 11:04:51 2023 +0800
  9. 6284537 feat(intel): restructure watchdog by Sieu Mun Tang · Fri Jun 09 23:33:36 2023 +0800
  10. ef2b295 chore: remove MULTI_CONSOLE_API references by Michal Simek · Tue Sep 12 15:26:42 2023 +0200
  11. 4c249f1 feat(intel): platform enablement for Agilex5 SoC FPGA by Jit Loon Lim · Wed May 17 12:26:11 2023 +0800
  12. 28c1c78 feat(intel): restructure sys mgr for S10/N5X by Jit Loon Lim · Wed May 17 12:26:11 2023 +0800
  13. 2be03c0 fix(tree): correct some typos by Elyes Haouas · Mon Feb 13 09:14:48 2023 +0100
  14. a9fca83 fix(intel): fix Agilex and N5X clock manager to main PLL C0 by Jit Loon Lim · Thu Dec 22 21:52:36 2022 +0800
  15. f48707a feat(intel): implement timer init divider via CPU frequency for N5X by Sieu Mun Tang · Thu Jun 23 18:05:02 2022 +0800
  16. 11b9b49 refactor(build): distinguish BL2 as TF-A entry point and BL2 running at EL3 by Arvind Ram Prakash · Tue Nov 22 14:41:00 2022 -0600
  17. 55803a2 fix(intel): fix UART baud rate and clock by Sieu Mun Tang · Fri Jul 01 09:08:57 2022 +0800
  18. 044ed48 feat(intel): support version 2 SiP SVC SMC function ID for non-mailbox commands by Sieu Mun Tang · Wed May 11 10:45:19 2022 +0800
  19. 2cebbc6 Merge "feat(intel): add support for F2S and S2F bridge SMC with mask to enable, disable and reset bridge" into integration by Madhukar Pappireddy · Tue May 10 20:17:51 2022 +0200
  20. a4a4327 feat(intel): implement timer init divider via cpu frequency. (#1) by BenjaminLimJL · Wed Apr 06 10:19:16 2022 +0800
  21. 82cf5df feat(intel): add support for F2S and S2F bridge SMC with mask to enable, disable and reset bridge by Sieu Mun Tang · Thu May 05 17:07:21 2022 +0800
  22. b19ac61 feat(intel): add macro to switch between different UART PORT by Boon Khai Ng · Fri Aug 06 01:16:46 2021 +0800
  23. 1e5550b build(intel): enable access to on-chip ram in BL31 for N5X by Boon Khai Ng · Fri May 21 22:56:37 2021 +0800
  24. a544da1 fix(intel): make FPGA memory configurations platform specific by Sieu Mun Tang · Mon Feb 28 15:24:59 2022 +0800
  25. dbcc2cf fix(intel): fix ECC Double Bit Error handling by Sieu Mun Tang · Mon Mar 07 12:13:04 2022 +0800
  26. f3a5d02 build(intel): define a macro for SIMICS build by Abdul Halim, Muhammad Hadi Asyrafi · Mon Jun 29 12:15:27 2020 +0800
  27. 8881ad0 build(intel): add N5X as a new Intel platform by Sieu Mun Tang · Mon Mar 07 12:04:59 2022 +0800