Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 37f8af2f3ccce55810116ea5b542540ec9956767
  1. 37f8af2 Merge "uniphier: make on-chip SRAM region configurable" into integration by Soby Mathew · Tue Feb 25 13:55:33 2020 +0000
  2. 0fc5403 Merge "Add Matterhorn CPU lib" into integration by joanna.farley · Fri Feb 21 17:51:10 2020 +0000
  3. c9a45ed Merge "Add CPULib for Klein Core" into integration by joanna.farley · Fri Feb 21 17:50:01 2020 +0000
  4. 466079a Merge "Use consistent SMCCC error code" into integration by Mark Dykes · Fri Feb 21 15:47:30 2020 +0000
  5. c7b3b03 Merge "rockchip: fix definition of struct param_ddr_usage" into integration by Mark Dykes · Fri Feb 21 15:46:05 2020 +0000
  6. ff4dc35 Merge changes from topic "tegra-downstream-02092020" into integration by joanna.farley · Fri Feb 21 10:59:46 2020 +0000
  7. c5e665c Tegra: spe: uninit console on a timeout by Varun Wadekar · Tue Jun 19 17:07:08 2018 -0700
  8. 8d7a02b Tegra: handler to check support for System Suspend by Varun Wadekar · Tue Jun 26 16:07:50 2018 -0700
  9. 9f04ab3 Tegra: bpmp_ipc: improve cyclomatic complexity by Varun Wadekar · Wed Jun 20 16:12:50 2018 -0700
  10. 0ed6270 Tegra: platform handler to relocate BL32 image by Varun Wadekar · Wed Jun 20 14:30:59 2018 -0700
  11. 6e6ce61 Tegra: common: improve cyclomatic complexity by Varun Wadekar · Wed Jun 20 13:43:43 2018 -0700
  12. 52dc3ea Tegra210: secure PMC hardware block by kalyani chidambaram · Mon Apr 09 15:18:02 2018 -0700
  13. 787a129 Tegra: delay_timer: support for physical secure timer by Varun Wadekar · Mon Jun 18 16:15:51 2018 -0700
  14. 0a176e3 include: move MHZ_TICKS_PER_SEC to utils_def.h by Varun Wadekar · Thu Feb 13 13:07:12 2020 -0800
  15. 649eb24 Tegra194: memctrl: lock mc stream id security config by Pritesh Raithatha · Wed Jun 06 11:02:55 2018 +0530
  16. cf45aee Tegra210: resume PMC hardware block for all platforms by kalyani chidambaram · Tue Jun 19 15:56:01 2018 -0700
  17. 8760ec9 Tegra: macro for legacy WDT FIQ handling by Varun Wadekar · Wed Jun 13 14:54:01 2018 -0700
  18. bf601c2 Tegra186: enable higher performance non-cacheable load forwarding by Varun Wadekar · Tue Jun 12 16:55:06 2018 -0700
  19. 976dc98 Tegra210: enable higher performance non-cacheable load forwarding by Varun Wadekar · Tue Jun 12 16:54:55 2018 -0700
  20. 5ee3abc cpus: higher performance non-cacheable load forwarding by Varun Wadekar · Tue Jun 12 16:49:12 2018 -0700
  21. 1333517 Use consistent SMCCC error code by Manish V Badarkhe · Wed Feb 19 13:36:50 2020 +0000
  22. c4c4dec Merge "intel: Fix Coverity Scan Defects" into integration by Sandrine Bailleux · Thu Feb 20 09:53:26 2020 +0000
  23. e59b999 intel: Fix Coverity Scan Defects by Abdul Halim, Muhammad Hadi Asyrafi · Tue Feb 11 20:17:05 2020 +0800
  24. 9ee0d24 Merge "Update docs with PMU security information" into integration by Manish Pandey · Wed Feb 19 17:30:37 2020 +0000
  25. 0ee577d Merge changes I72846d86,I70c3d873,If675796a,I0dbf8091,Ie4f3ac83, ... into integration by Sandrine Bailleux · Wed Feb 19 15:29:23 2020 +0000
  26. 512d102 Merge "TBBR: Reduce size of hash buffers when possible" into integration by Sandrine Bailleux · Wed Feb 19 15:17:56 2020 +0000
  27. b359729 Merge "TBBR: Reduce size of ECDSA key buffers" into integration by Sandrine Bailleux · Wed Feb 19 15:17:48 2020 +0000
  28. 766287c Merge "corstone700: fdts: using DDR memory and XIP rootfs" into integration by Manish Pandey · Wed Feb 19 11:25:52 2020 +0000
  29. 6dd2afe Merge changes I5ca7a004,Ibcb336a2 into integration by Manish Pandey · Tue Feb 18 21:54:25 2020 +0000
  30. cfa3aea board/rdn1edge: use CREATE_SEQ helper macro to compare chip count by Vijayenthiran Subramaniam · Wed Feb 12 13:26:33 2020 +0530
  31. 3414e3a build_macros: add create sequence helper function by Vijayenthiran Subramaniam · Sat Feb 08 21:27:30 2020 +0530
  32. 5125b41 corstone700: fdts: using DDR memory and XIP rootfs by Rui Silva · Wed Oct 09 12:54:30 2019 +0100
  33. 59ca6f8 Merge changes from topic "corstone700" into integration by Manish Pandey · Tue Feb 18 21:47:38 2020 +0000
  34. 2d9c87d Merge "coverity: fix MISRA violations" into integration by Mark Dykes · Tue Feb 18 19:19:00 2020 +0000
  35. 1cfb50a Merge "FVP: Fix BL31 load address and image size for RESET_TO_BL31=1" into integration by Mark Dykes · Tue Feb 18 17:02:50 2020 +0000
  36. 91d8061 coverity: fix MISRA violations by Zelalem · Wed Feb 12 10:37:03 2020 -0600
  37. abe48c1 Merge changes I4e95678f,Ia7c28704,I1bb04bb4,I93d96dca,I50aef5dd into integration by Mark Dykes · Tue Feb 18 16:24:33 2020 +0000
  38. d904ac1 Add Matterhorn CPU lib by Jimmy Brisson · Wed Jan 08 13:52:51 2020 -0600
  39. 2463f9d Add CPULib for Klein Core by Jimmy Brisson · Mon Dec 09 14:02:22 2019 -0600
  40. ea0424f FVP: Fix BL31 load address and image size for RESET_TO_BL31=1 by Alexei Fedorov · Mon Feb 17 13:38:35 2020 +0000
  41. fd754ce TBBR: Reduce size of hash buffers when possible by Sandrine Bailleux · Mon Feb 17 16:26:05 2020 +0100
  42. 41477e7 TBBR: Reduce size of ECDSA key buffers by Sandrine Bailleux · Mon Feb 17 13:41:59 2020 +0100
  43. 5be00c0 corstone700: set UART clocks to 32MHz by Vishnu Banavath · Wed Aug 07 10:49:05 2019 +0100
  44. d46b58c corstone700: clean-up as per coding style guide by Avinash Mehta · Thu Jul 11 16:23:43 2019 +0100
  45. 368564c Corstone700: add support for mhuv2 in arm TF-A by Khandelwal · Wed Jan 29 16:51:42 2020 +0000
  46. 97d0cba rockchip: fix definition of struct param_ddr_usage by XiaoDong Huang · Thu Feb 13 14:11:31 2020 +0800
  47. 17f1c05 rcar_gen3: plat: Minor coding style fix for rcar_version.h by Marek Vasut · Sun Feb 09 11:57:24 2020 +0100
  48. bc18a08 rcar_gen3: plat: Update IPL and Secure Monitor Rev.2.0.6 by Yoshifumi Hosoya · Fri Feb 07 11:23:33 2020 +0900
  49. 82e9c41 rcar_gen3: drivers: ddr: Update DDR setting for H3, M3, M3N by Chiaki Fujii · Thu Dec 26 12:57:40 2019 +0900
  50. 8c2f32d rcar_gen3: drivers: ddr: Update DDR setting for H3, M3, M3N by Chiaki Fujii · Fri Dec 06 19:33:34 2019 +0900
  51. 94ea41b rcar_gen3: drivers: board: Add new board revision for M3ULCB by Yusuke Goda · Thu Nov 28 13:30:58 2019 +0900
  52. aea0286 rcar_gen3: drivers: ddr: Update DDR setting for H3, M3, M3N by Chiaki Fujii · Wed Sep 18 13:10:00 2019 +0900
  53. cc5999f rcar_gen3: plat: Update IPL and Secure Monitor Rev.2.0.5 by Toshiyuki Ogasahara · Fri Dec 13 14:50:30 2019 +0900
  54. 04f1628 rcar_gen3: plat: Change fixed destination address of BL31 and BL32 by Toshiyuki Ogasahara · Fri Dec 13 14:43:52 2019 +0900
  55. 4b02eaf Merge "Fix topology description of cpus for DynamIQ based FVP" into integration by Mark Dykes · Fri Feb 14 19:12:44 2020 +0000
  56. 5f349ef Merge "fconf: Move remaining arm platform to fconf" into integration by Sandrine Bailleux · Fri Feb 14 14:39:44 2020 +0000
  57. 59cb7c4 Merge changes from topic "uniphier" into integration by Sandrine Bailleux · Fri Feb 14 08:26:05 2020 +0000
  58. 862c4b8 Fix topology description of cpus for DynamIQ based FVP by Madhukar Pappireddy · Thu Feb 13 15:36:50 2020 -0600
  59. aedc23a Merge "corstone700: adding support for stack protector for the FVP" into integration by Alexei Fedorov · Thu Feb 13 15:29:49 2020 +0000
  60. 406ac20 corstone700: adding support for stack protector for the FVP by Morten Borup Petersen · Wed Jan 29 16:44:17 2020 +0000
  61. d1e527d Merge changes from topic "uniphier" into integration by Sandrine Bailleux · Thu Feb 13 09:37:27 2020 +0000
  62. 1488cbe Fix boot failures on some builds linked with ld.lld. by Arve Hjønnevåg · Fri Feb 07 14:12:35 2020 -0800
  63. 8bd1e93 trusty: generic-arm64-smcall: Support gicr address by Arve Hjønnevåg · Fri Nov 15 14:25:43 2019 -0800
  64. 743822a trusty: Allow gic base to be specified with GICD_BASE by Arve Hjønnevåg · Wed Apr 11 16:09:35 2018 -0700
  65. 41ba13f trusty: Allow getting trusty memsize from BL32_MEM_SIZE instead of TSP_SEC_MEM_SIZE by Arve Hjønnevåg · Wed Apr 11 16:10:53 2018 -0700
  66. 8ed49ab Fix clang build if CC is not in the path. by Arve Hjønnevåg · Tue Feb 04 15:50:24 2020 -0800
  67. 9e31b01 Merge "doc: debugfs remove references section and add topic to components index" into integration by Mark Dykes · Wed Feb 12 16:44:26 2020 +0000
  68. 7f95059 Merge "intel: Change boot source selection" into integration by Sandrine Bailleux · Wed Feb 12 15:54:02 2020 +0000
  69. bc0fdde Merge changes Ib68092d1,I816ea14e into integration by Sandrine Bailleux · Wed Feb 12 15:51:42 2020 +0000
  70. 9fdfae3 fconf: Move remaining arm platform to fconf by Louis Mayencourt · Wed Feb 12 09:26:09 2020 +0000
  71. 620a702 Update docs with PMU security information by Petre-Ionut Tudor · Fri Sep 27 15:13:21 2019 +0100
  72. f4feb7c doc: debugfs remove references section and add topic to components index by Olivier Deprez · Fri Feb 07 16:54:36 2020 +0100
  73. 15fdeef Merge "Fixes ROTPK hash generation for ECDSA encryption" into integration by joanna.farley · Wed Feb 12 08:46:46 2020 +0000
  74. c421c85 uniphier: make on-chip SRAM region configurable by Masahiro Yamada · Mon Feb 03 19:46:26 2020 +0900
  75. 1a741d9 uniphier: make I/O register region configurable by Masahiro Yamada · Mon Feb 03 19:46:15 2020 +0900
  76. 3d436a9 uniphier: extend boot device detection for future SoCs by Masahiro Yamada · Mon Feb 03 19:28:13 2020 +0900
  77. 4e37140 uniphier: make PSCI related base address configurable by Masahiro Yamada · Mon Feb 03 19:46:00 2020 +0900
  78. b33206a uniphier: change block_addressing flag to bool by Masahiro Yamada · Mon Feb 03 18:40:37 2020 +0900
  79. 0317e1b uniphier: make counter control base address configurable by Masahiro Yamada · Mon Feb 03 19:45:37 2020 +0900
  80. d28d1a7 uniphier: change the return value type of .is_usb_boot() to bool by Masahiro Yamada · Tue Jan 28 21:14:28 2020 +0900
  81. ca971b5 uniphier: make UART base address configurable by Masahiro Yamada · Mon Feb 03 19:45:16 2020 +0900
  82. 9e33b02 uniphier: make pinmon base address configurable by Masahiro Yamada · Mon Feb 03 19:33:35 2020 +0900
  83. 6ebf638 uniphier: make NAND controller base address configurable by Masahiro Yamada · Mon Feb 03 19:30:27 2020 +0900
  84. 24782e2 uniphier: make eMMC controller base address configurable by Masahiro Yamada · Mon Feb 03 19:30:11 2020 +0900
  85. 94eb27f Merge changes from topic "lm/fconf" into integration by Sandrine Bailleux · Tue Feb 11 16:15:45 2020 +0000
  86. 7b753d9 Fixes ROTPK hash generation for ECDSA encryption by Max Shvetsov · Tue Feb 11 12:41:08 2020 +0000
  87. 26c2740 Merge changes from topic "spmd" into integration by Olivier Deprez · Tue Feb 11 08:34:47 2020 +0000
  88. bcc0ade Merge "coverity: Fix MISRA null pointer violations" into integration by Mark Dykes · Mon Feb 10 17:20:53 2020 +0000
  89. aa17075 Merge "Make PAC demangling more generic" into integration by Mark Dykes · Mon Feb 10 17:17:10 2020 +0000
  90. 6cf15d9 Merge "SPM: modify sptool to generate individual SP blobs" into integration by Olivier Deprez · Mon Feb 10 17:14:49 2020 +0000
  91. 35f4cb6 Merge "fvp: Slightly Bump the stack size for bl1 and bl2" into integration by Manish Pandey · Mon Feb 10 16:56:11 2020 +0000
  92. 0b23feb Merge changes from topic "amlogic/axg" into integration by Manish Pandey · Mon Feb 10 14:31:27 2020 +0000
  93. 60b7b8a SPMD: enable SPM dispatcher support by Achin Gupta · Fri Oct 11 15:50:43 2019 +0100
  94. 3e1f197 SPMD: hook SPMD into standard services framework by Achin Gupta · Fri Oct 11 15:49:00 2019 +0100
  95. 86f2353 SPMD: add SPM dispatcher based upon SPCI Beta 0 spec by Achin Gupta · Fri Oct 11 15:41:16 2019 +0100
  96. e97351d SPMD: add support to run BL32 in TDRAM and BL31 in secure DRAM on Arm FVP by Achin Gupta · Fri Oct 11 15:15:19 2019 +0100
  97. da6ef0e SPMD: add support for an example SPM core manifest by Achin Gupta · Fri Oct 11 14:54:48 2019 +0100
  98. 2af8c3e Merge changes from topics "rddaniel", "rdn1edge_dual" into integration by Manish Pandey · Mon Feb 10 13:32:43 2020 +0000
  99. 7ace784 SPM: modify sptool to generate individual SP blobs by Manish Pandey · Tue Jan 07 17:05:28 2020 +0000
  100. bf04d8f Merge "intel: Include address range check for SiP Mailbox" into integration by Sandrine Bailleux · Mon Feb 10 08:23:53 2020 +0000