blob: 5a7ce2f1df4d85fa4de91fd754d05bdc494ec5e5 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Antonio Nino Diaz430147a2016-02-22 16:44:41 +00002 * Copyright (c) 2013-2016, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
31/dts-v1/;
32
33/memreserve/ 0x80000000 0x00010000;
34
35/ {
36};
37
38/ {
39 model = "FVP Base";
40 compatible = "arm,vfp-base", "arm,vexpress";
41 interrupt-parent = <&gic>;
42 #address-cells = <2>;
43 #size-cells = <2>;
44
45 chosen { };
46
47 aliases {
48 serial0 = &v2m_serial0;
49 serial1 = &v2m_serial1;
50 serial2 = &v2m_serial2;
51 serial3 = &v2m_serial3;
52 };
53
54 psci {
Soby Mathew1df077b2015-01-15 11:49:58 +000055 compatible = "arm,psci-1.0", "arm,psci-0.2", "arm,psci";
Achin Gupta4f6ad662013-10-25 09:08:21 +010056 method = "smc";
57 cpu_suspend = <0xc4000001>;
58 cpu_off = <0x84000002>;
59 cpu_on = <0xc4000003>;
Juan Castillo4dc4a472014-08-12 11:17:06 +010060 sys_poweroff = <0x84000008>;
61 sys_reset = <0x84000009>;
Achin Gupta4f6ad662013-10-25 09:08:21 +010062 };
63
64 cpus {
65 #address-cells = <2>;
66 #size-cells = <0>;
67
Achin Gupta5ab4fe42014-08-20 17:33:09 +010068 cpu-map {
69 cluster0 {
70 core0 {
71 cpu = <&CPU0>;
72 };
73 core1 {
74 cpu = <&CPU1>;
75 };
76 core2 {
77 cpu = <&CPU2>;
78 };
79 core3 {
80 cpu = <&CPU3>;
81 };
82 };
83
84 cluster1 {
85 core0 {
86 cpu = <&CPU4>;
87 };
88 core1 {
89 cpu = <&CPU5>;
90 };
91 core2 {
92 cpu = <&CPU6>;
93 };
94 core3 {
95 cpu = <&CPU7>;
96 };
97 };
98 };
99
100 idle-states {
101 entry-method = "arm,psci";
102
103 CPU_SLEEP_0: cpu-sleep-0 {
104 compatible = "arm,idle-state";
Juan Castillo3414f542015-04-16 14:17:49 +0100105 local-timer-stop;
106 arm,psci-suspend-param = <0x0010000>;
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100107 entry-latency-us = <40>;
108 exit-latency-us = <100>;
109 min-residency-us = <150>;
110 };
111
112 CLUSTER_SLEEP_0: cluster-sleep-0 {
113 compatible = "arm,idle-state";
Juan Castillo3414f542015-04-16 14:17:49 +0100114 local-timer-stop;
115 arm,psci-suspend-param = <0x1010000>;
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100116 entry-latency-us = <500>;
117 exit-latency-us = <1000>;
118 min-residency-us = <2500>;
119 };
120 };
121
122 CPU0:cpu@0 {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100123 device_type = "cpu";
124 compatible = "arm,armv8";
125 reg = <0x0 0x0>;
126 enable-method = "psci";
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100127 cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
Antonio Nino Diaz430147a2016-02-22 16:44:41 +0000128 next-level-cache = <&L2_0>;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100129 };
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100130
131 CPU1:cpu@1 {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100132 device_type = "cpu";
133 compatible = "arm,armv8";
134 reg = <0x0 0x1>;
135 enable-method = "psci";
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100136 cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
Antonio Nino Diaz430147a2016-02-22 16:44:41 +0000137 next-level-cache = <&L2_0>;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100138 };
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100139
140 CPU2:cpu@2 {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100141 device_type = "cpu";
142 compatible = "arm,armv8";
143 reg = <0x0 0x2>;
144 enable-method = "psci";
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100145 cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
Antonio Nino Diaz430147a2016-02-22 16:44:41 +0000146 next-level-cache = <&L2_0>;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100147 };
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100148
149 CPU3:cpu@3 {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100150 device_type = "cpu";
151 compatible = "arm,armv8";
152 reg = <0x0 0x3>;
153 enable-method = "psci";
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100154 cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
Antonio Nino Diaz430147a2016-02-22 16:44:41 +0000155 next-level-cache = <&L2_0>;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100156 };
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100157
158 CPU4:cpu@100 {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100159 device_type = "cpu";
160 compatible = "arm,armv8";
161 reg = <0x0 0x100>;
162 enable-method = "psci";
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100163 cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
Antonio Nino Diaz430147a2016-02-22 16:44:41 +0000164 next-level-cache = <&L2_0>;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100165 };
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100166
167 CPU5:cpu@101 {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100168 device_type = "cpu";
169 compatible = "arm,armv8";
170 reg = <0x0 0x101>;
171 enable-method = "psci";
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100172 cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
Antonio Nino Diaz430147a2016-02-22 16:44:41 +0000173 next-level-cache = <&L2_0>;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100174 };
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100175
176 CPU6:cpu@102 {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100177 device_type = "cpu";
178 compatible = "arm,armv8";
179 reg = <0x0 0x102>;
180 enable-method = "psci";
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100181 cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
Antonio Nino Diaz430147a2016-02-22 16:44:41 +0000182 next-level-cache = <&L2_0>;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100183 };
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100184
185 CPU7:cpu@103 {
Achin Gupta4f6ad662013-10-25 09:08:21 +0100186 device_type = "cpu";
187 compatible = "arm,armv8";
188 reg = <0x0 0x103>;
189 enable-method = "psci";
Achin Gupta5ab4fe42014-08-20 17:33:09 +0100190 cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
Antonio Nino Diaz430147a2016-02-22 16:44:41 +0000191 next-level-cache = <&L2_0>;
192 };
193
194 L2_0: l2-cache0 {
195 compatible = "cache";
Achin Gupta4f6ad662013-10-25 09:08:21 +0100196 };
197 };
198
199 memory@80000000 {
200 device_type = "memory";
Juan Castillo7055ca42014-05-16 15:33:15 +0100201 reg = <0x00000000 0x80000000 0 0x7F000000>,
Achin Gupta4f6ad662013-10-25 09:08:21 +0100202 <0x00000008 0x80000000 0 0x80000000>;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100203 };
204
205 gic: interrupt-controller@2c001000 {
206 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
207 #interrupt-cells = <3>;
208 #address-cells = <0>;
209 interrupt-controller;
210 reg = <0x0 0x2c001000 0 0x1000>,
211 <0x0 0x2c002000 0 0x1000>,
212 <0x0 0x2c004000 0 0x2000>,
213 <0x0 0x2c006000 0 0x2000>;
214 interrupts = <1 9 0xf04>;
215 };
216
217 timer {
218 compatible = "arm,armv8-timer";
219 interrupts = <1 13 0xff01>,
220 <1 14 0xff01>,
221 <1 11 0xff01>,
222 <1 10 0xff01>;
223 clock-frequency = <100000000>;
224 };
225
226 timer@2a810000 {
227 compatible = "arm,armv7-timer-mem";
228 reg = <0x0 0x2a810000 0x0 0x10000>;
229 clock-frequency = <100000000>;
230 #address-cells = <2>;
231 #size-cells = <2>;
232 ranges;
Harry Liebelcef93392014-04-01 19:27:38 +0100233 frame@2a830000 {
234 frame-number = <1>;
235 interrupts = <0 26 4>;
236 reg = <0x0 0x2a830000 0x0 0x10000>;
Achin Gupta4f6ad662013-10-25 09:08:21 +0100237 };
238 };
239
240 pmu {
241 compatible = "arm,armv8-pmuv3";
242 interrupts = <0 60 4>,
243 <0 61 4>,
244 <0 62 4>,
245 <0 63 4>;
246 };
247
248 smb {
249 compatible = "simple-bus";
250
251 #address-cells = <2>;
252 #size-cells = <1>;
253 ranges = <0 0 0 0x08000000 0x04000000>,
254 <1 0 0 0x14000000 0x04000000>,
255 <2 0 0 0x18000000 0x04000000>,
256 <3 0 0 0x1c000000 0x04000000>,
257 <4 0 0 0x0c000000 0x04000000>,
258 <5 0 0 0x10000000 0x04000000>;
259
260 #interrupt-cells = <1>;
261 interrupt-map-mask = <0 0 63>;
262 interrupt-map = <0 0 0 &gic 0 0 4>,
263 <0 0 1 &gic 0 1 4>,
264 <0 0 2 &gic 0 2 4>,
265 <0 0 3 &gic 0 3 4>,
266 <0 0 4 &gic 0 4 4>,
267 <0 0 5 &gic 0 5 4>,
268 <0 0 6 &gic 0 6 4>,
269 <0 0 7 &gic 0 7 4>,
270 <0 0 8 &gic 0 8 4>,
271 <0 0 9 &gic 0 9 4>,
272 <0 0 10 &gic 0 10 4>,
273 <0 0 11 &gic 0 11 4>,
274 <0 0 12 &gic 0 12 4>,
275 <0 0 13 &gic 0 13 4>,
276 <0 0 14 &gic 0 14 4>,
277 <0 0 15 &gic 0 15 4>,
278 <0 0 16 &gic 0 16 4>,
279 <0 0 17 &gic 0 17 4>,
280 <0 0 18 &gic 0 18 4>,
281 <0 0 19 &gic 0 19 4>,
282 <0 0 20 &gic 0 20 4>,
283 <0 0 21 &gic 0 21 4>,
284 <0 0 22 &gic 0 22 4>,
285 <0 0 23 &gic 0 23 4>,
286 <0 0 24 &gic 0 24 4>,
287 <0 0 25 &gic 0 25 4>,
288 <0 0 26 &gic 0 26 4>,
289 <0 0 27 &gic 0 27 4>,
290 <0 0 28 &gic 0 28 4>,
291 <0 0 29 &gic 0 29 4>,
292 <0 0 30 &gic 0 30 4>,
293 <0 0 31 &gic 0 31 4>,
294 <0 0 32 &gic 0 32 4>,
295 <0 0 33 &gic 0 33 4>,
296 <0 0 34 &gic 0 34 4>,
297 <0 0 35 &gic 0 35 4>,
298 <0 0 36 &gic 0 36 4>,
299 <0 0 37 &gic 0 37 4>,
300 <0 0 38 &gic 0 38 4>,
301 <0 0 39 &gic 0 39 4>,
302 <0 0 40 &gic 0 40 4>,
303 <0 0 41 &gic 0 41 4>,
304 <0 0 42 &gic 0 42 4>;
305
306 /include/ "rtsm_ve-motherboard.dtsi"
307 };
308
309 panels {
310 panel@0 {
311 compatible = "panel";
312 mode = "XVGA";
313 refresh = <60>;
314 xres = <1024>;
315 yres = <768>;
316 pixclock = <15748>;
317 left_margin = <152>;
318 right_margin = <48>;
319 upper_margin = <23>;
320 lower_margin = <3>;
321 hsync_len = <104>;
322 vsync_len = <4>;
323 sync = <0>;
324 vmode = "FB_VMODE_NONINTERLACED";
325 tim2 = "TIM2_BCD", "TIM2_IPC";
326 cntl = "CNTL_LCDTFT", "CNTL_BGR", "CNTL_LCDVCOMP(1)";
327 caps = "CLCD_CAP_5551", "CLCD_CAP_565", "CLCD_CAP_888";
328 bpp = <16>;
329 };
330 };
331};