blob: a117c916517d4c7a651f67a4fe5a2be935e5e930 [file] [log] [blame]
Pankaj Gupta77019102020-12-09 14:02:41 +05301/*
2 * Copyright 2021 NXP
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 *
6 */
7
Jiafei Pan942f5672021-07-20 15:21:06 +08008#include <common/debug.h>
Pankaj Gupta77019102020-12-09 14:02:41 +05309
Jiafei Pan41fe2d72021-08-24 12:01:27 +080010#include "errata_list.h"
Jiafei Pan942f5672021-07-20 15:21:06 +080011
12void soc_errata(void)
13{
14#ifdef ERRATA_SOC_A050426
15 INFO("SoC workaround for Errata A050426 was applied\n");
16 erratum_a050426();
17#endif
Jiafei Pan0b960e12021-10-21 16:57:58 +080018#ifdef ERRATA_SOC_A008850
19 INFO("SoC workaround for Errata A008850 Early-Phase was applied\n");
20 erratum_a008850_early();
21#endif
Jiafei Pan942f5672021-07-20 15:21:06 +080022 /*
23 * The following DDR Erratas workaround are implemented in DDR driver,
24 * but print information here.
25 */
26#if ERRATA_DDR_A011396
27 INFO("SoC workaround for DDR Errata A011396 was applied\n");
28#endif
29#if ERRATA_DDR_A050450
30 INFO("SoC workaround for DDR Errata A050450 was applied\n");
31#endif
32}