blob: 276f7801caab1b7c0aa45cfb69cbb90c4531daff [file] [log] [blame]
Dan Handley9df48042015-03-19 18:58:55 +00001#
Masahiro Yamadacd7711d2018-01-26 11:42:01 +09002# Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
Dan Handley9df48042015-03-19 18:58:55 +00003#
dp-armfa3cf0b2017-05-03 09:38:09 +01004# SPDX-License-Identifier: BSD-3-Clause
Dan Handley9df48042015-03-19 18:58:55 +00005#
6
Soby Mathew0d268dc2016-07-11 14:13:56 +01007ifeq (${ARCH}, aarch64)
8 # On ARM standard platorms, the TSP can execute from Trusted SRAM, Trusted
9 # DRAM (if available) or the TZC secured area of DRAM.
Dimitris Papastamos8a418592018-01-02 10:25:50 +000010 # TZC secured DRAM is the default.
Dan Handley9df48042015-03-19 18:58:55 +000011
Dimitris Papastamos8a418592018-01-02 10:25:50 +000012 ARM_TSP_RAM_LOCATION ?= dram
Qixiang Xuc7b12c52017-10-13 09:04:12 +080013
Soby Mathew0d268dc2016-07-11 14:13:56 +010014 ifeq (${ARM_TSP_RAM_LOCATION}, tsram)
15 ARM_TSP_RAM_LOCATION_ID = ARM_TRUSTED_SRAM_ID
16 else ifeq (${ARM_TSP_RAM_LOCATION}, tdram)
17 ARM_TSP_RAM_LOCATION_ID = ARM_TRUSTED_DRAM_ID
18 else ifeq (${ARM_TSP_RAM_LOCATION}, dram)
19 ARM_TSP_RAM_LOCATION_ID = ARM_DRAM_ID
20 else
21 $(error "Unsupported ARM_TSP_RAM_LOCATION value")
22 endif
Dan Handley9df48042015-03-19 18:58:55 +000023
Soby Mathew0d268dc2016-07-11 14:13:56 +010024 # Process flags
Soby Mathew0d268dc2016-07-11 14:13:56 +010025 # Process ARM_BL31_IN_DRAM flag
26 ARM_BL31_IN_DRAM := 0
27 $(eval $(call assert_boolean,ARM_BL31_IN_DRAM))
28 $(eval $(call add_define,ARM_BL31_IN_DRAM))
Roberto Vargasac6dc352017-10-20 10:46:23 +010029else
30 ARM_TSP_RAM_LOCATION_ID = ARM_TRUSTED_SRAM_ID
Soby Mathew0d268dc2016-07-11 14:13:56 +010031endif
Dan Handley9df48042015-03-19 18:58:55 +000032
Roberto Vargasac6dc352017-10-20 10:46:23 +010033$(eval $(call add_define,ARM_TSP_RAM_LOCATION_ID))
34
35
Soby Mathew7799cf72015-04-16 14:49:09 +010036# For the original power-state parameter format, the State-ID can be encoded
37# according to the recommended encoding or zero. This flag determines which
38# State-ID encoding to be parsed.
39ARM_RECOM_STATE_ID_ENC := 0
40
Douglas Raillard66933ff2016-11-07 17:29:34 +000041# If the PSCI_EXTENDED_STATE_ID is set, then ARM_RECOM_STATE_ID_ENC need to
42# be set. Else throw a build error.
Soby Mathew7799cf72015-04-16 14:49:09 +010043ifeq (${PSCI_EXTENDED_STATE_ID}, 1)
44 ifeq (${ARM_RECOM_STATE_ID_ENC}, 0)
Douglas Raillard66933ff2016-11-07 17:29:34 +000045 $(error Build option ARM_RECOM_STATE_ID_ENC needs to be set if \
46 PSCI_EXTENDED_STATE_ID is set for ARM platforms)
Soby Mathew7799cf72015-04-16 14:49:09 +010047 endif
48endif
49
50# Process ARM_RECOM_STATE_ID_ENC flag
51$(eval $(call assert_boolean,ARM_RECOM_STATE_ID_ENC))
52$(eval $(call add_define,ARM_RECOM_STATE_ID_ENC))
53
Juan Castillob6132f12015-10-06 14:01:35 +010054# Process ARM_DISABLE_TRUSTED_WDOG flag
55# By default, Trusted Watchdog is always enabled unless SPIN_ON_BL1_EXIT is set
56ARM_DISABLE_TRUSTED_WDOG := 0
57ifeq (${SPIN_ON_BL1_EXIT}, 1)
58ARM_DISABLE_TRUSTED_WDOG := 1
59endif
60$(eval $(call assert_boolean,ARM_DISABLE_TRUSTED_WDOG))
61$(eval $(call add_define,ARM_DISABLE_TRUSTED_WDOG))
62
Juan Castilloaadf19a2015-11-06 16:02:32 +000063# Process ARM_CONFIG_CNTACR
64ARM_CONFIG_CNTACR := 1
65$(eval $(call assert_boolean,ARM_CONFIG_CNTACR))
66$(eval $(call add_define,ARM_CONFIG_CNTACR))
67
David Wang0ba499f2016-03-07 11:02:57 +080068# Process ARM_BL31_IN_DRAM flag
69ARM_BL31_IN_DRAM := 0
70$(eval $(call assert_boolean,ARM_BL31_IN_DRAM))
71$(eval $(call add_define,ARM_BL31_IN_DRAM))
72
Summer Qin93c812f2017-02-28 16:46:17 +000073# Process ARM_PLAT_MT flag
74ARM_PLAT_MT := 0
75$(eval $(call assert_boolean,ARM_PLAT_MT))
76$(eval $(call add_define,ARM_PLAT_MT))
77
Antonio Nino Diazf09d0032017-04-11 14:04:56 +010078# Use translation tables library v2 by default
79ARM_XLAT_TABLES_LIB_V1 := 0
80$(eval $(call assert_boolean,ARM_XLAT_TABLES_LIB_V1))
81$(eval $(call add_define,ARM_XLAT_TABLES_LIB_V1))
82
Antonio Nino Diazd9166ac2018-05-11 11:15:10 +010083# Don't have the Linux kernel as a BL33 image by default
84ARM_LINUX_KERNEL_AS_BL33 := 0
85$(eval $(call assert_boolean,ARM_LINUX_KERNEL_AS_BL33))
86$(eval $(call add_define,ARM_LINUX_KERNEL_AS_BL33))
87
88ifeq (${ARM_LINUX_KERNEL_AS_BL33},1)
89 ifneq (${ARCH},aarch64)
90 $(error "ARM_LINUX_KERNEL_AS_BL33 is only available in AArch64.")
91 endif
92 ifneq (${RESET_TO_BL31},1)
93 $(error "ARM_LINUX_KERNEL_AS_BL33 is only available if RESET_TO_BL31=1.")
94 endif
95 ifndef PRELOADED_BL33_BASE
96 $(error "PRELOADED_BL33_BASE must be set if ARM_LINUX_KERNEL_AS_BL33 is used.")
97 endif
98 ifndef ARM_PRELOADED_DTB_BASE
99 $(error "ARM_PRELOADED_DTB_BASE must be set if ARM_LINUX_KERNEL_AS_BL33 is used.")
100 endif
101 $(eval $(call add_define,ARM_PRELOADED_DTB_BASE))
102endif
103
Antonio Nino Diaz01b6cb92017-05-24 14:11:07 +0100104# Use an implementation of SHA-256 with a smaller memory footprint but reduced
105# speed.
106$(eval $(call add_define,MBEDTLS_SHA256_SMALLER))
107
Summer Qin80726782017-04-20 16:28:39 +0100108# Add the build options to pack Trusted OS Extra1 and Trusted OS Extra2 images
109# in the FIP if the platform requires.
110ifneq ($(BL32_EXTRA1),)
Masahiro Yamada9c5ca522018-01-26 11:42:01 +0900111$(eval $(call TOOL_ADD_IMG,bl32_extra1,--tos-fw-extra1))
Summer Qin80726782017-04-20 16:28:39 +0100112endif
113ifneq ($(BL32_EXTRA2),)
Masahiro Yamada9c5ca522018-01-26 11:42:01 +0900114$(eval $(call TOOL_ADD_IMG,bl32_extra2,--tos-fw-extra2))
Summer Qin80726782017-04-20 16:28:39 +0100115endif
116
Soby Mathew421dbc42016-05-23 16:07:53 +0100117# Enable PSCI_STAT_COUNT/RESIDENCY APIs on ARM platforms
Soby Mathew0d268dc2016-07-11 14:13:56 +0100118ENABLE_PSCI_STAT := 1
dp-arm66abfbe2017-01-31 13:01:04 +0000119ENABLE_PMF := 1
Soby Mathew421dbc42016-05-23 16:07:53 +0100120
Sandrine Bailleuxecdc4d32016-07-08 14:38:16 +0100121# On ARM platforms, separate the code and read-only data sections to allow
122# mapping the former as executable and the latter as execute-never.
123SEPARATE_CODE_AND_RODATA := 1
124
Antonio Nino Diaz23ede6a2018-06-19 09:29:36 +0100125# Use the multi console API, which is only available for AArch64 for now
126ifeq (${ARCH}, aarch64)
127 MULTI_CONSOLE_API := 1
128endif
129
Soby Mathew7e4d6652017-05-10 11:50:30 +0100130# Disable ARM Cryptocell by default
131ARM_CRYPTOCELL_INTEG := 0
132$(eval $(call assert_boolean,ARM_CRYPTOCELL_INTEG))
133$(eval $(call add_define,ARM_CRYPTOCELL_INTEG))
134
Soby Mathewb9856482018-09-18 11:42:42 +0100135# CryptoCell integration relies on coherent buffers for passing data from
136# the AP CPU to the CryptoCell
137ifeq (${ARM_CRYPTOCELL_INTEG},1)
138 ifeq (${USE_COHERENT_MEM},0)
139 $(error "ARM_CRYPTOCELL_INTEG needs USE_COHERENT_MEM to be set.")
140 endif
141endif
142
Juan Castillo9b265a82015-05-07 14:52:44 +0100143PLAT_INCLUDES += -Iinclude/common/tbbr \
Soby Mathew0d268dc2016-07-11 14:13:56 +0100144 -Iinclude/plat/arm/common
Dan Handley9df48042015-03-19 18:58:55 +0000145
Soby Mathew0d268dc2016-07-11 14:13:56 +0100146ifeq (${ARCH}, aarch64)
147PLAT_INCLUDES += -Iinclude/plat/arm/common/aarch64
148endif
Dan Handley9df48042015-03-19 18:58:55 +0000149
Antonio Nino Diazf09d0032017-04-11 14:04:56 +0100150PLAT_BL_COMMON_SOURCES += plat/arm/common/${ARCH}/arm_helpers.S \
Antonio Nino Diaz23ede6a2018-06-19 09:29:36 +0100151 plat/arm/common/arm_common.c \
152 plat/arm/common/arm_console.c
Antonio Nino Diazf09d0032017-04-11 14:04:56 +0100153
154ifeq (${ARM_XLAT_TABLES_LIB_V1}, 1)
155PLAT_BL_COMMON_SOURCES += lib/xlat_tables/xlat_tables_common.c \
156 lib/xlat_tables/${ARCH}/xlat_tables.c
157else
Antonio Nino Diaz719bf852017-02-23 17:22:58 +0000158include lib/xlat_tables_v2/xlat_tables.mk
159
Antonio Nino Diazf09d0032017-04-11 14:04:56 +0100160PLAT_BL_COMMON_SOURCES += ${XLAT_TABLES_LIB_SRCS}
161endif
Dan Handley9df48042015-03-19 18:58:55 +0000162
Vikram Kanigirifbb13012016-02-15 11:54:14 +0000163BL1_SOURCES += drivers/arm/sp805/sp805.c \
Dan Handley9df48042015-03-19 18:58:55 +0000164 drivers/io/io_fip.c \
165 drivers/io/io_memmap.c \
166 drivers/io/io_storage.c \
167 plat/arm/common/arm_bl1_setup.c \
Soby Mathew94273572018-03-07 11:32:04 +0000168 plat/arm/common/arm_err.c \
dp-arm230011c2017-03-07 11:02:47 +0000169 plat/arm/common/arm_io_storage.c
Sandrine Bailleux03897bb2015-11-26 16:31:34 +0000170ifdef EL3_PAYLOAD_BASE
Dimitris Papastamosd7a36512018-06-18 13:01:06 +0100171# Need the plat_arm_program_trusted_mailbox() function to release secondary CPUs from
Sandrine Bailleux03897bb2015-11-26 16:31:34 +0000172# their holding pen
173BL1_SOURCES += plat/arm/common/arm_pm.c
174endif
Dan Handley9df48042015-03-19 18:58:55 +0000175
Soby Mathew1ced6b82017-06-12 12:37:10 +0100176BL2_SOURCES += drivers/delay_timer/delay_timer.c \
177 drivers/delay_timer/generic_delay_timer.c \
178 drivers/io/io_fip.c \
Dan Handley9df48042015-03-19 18:58:55 +0000179 drivers/io/io_memmap.c \
180 drivers/io/io_storage.c \
181 plat/arm/common/arm_bl2_setup.c \
Soby Mathew94273572018-03-07 11:32:04 +0000182 plat/arm/common/arm_err.c \
dp-arm230011c2017-03-07 11:02:47 +0000183 plat/arm/common/arm_io_storage.c
Roberto Vargas52207802017-11-17 13:22:18 +0000184
Soby Mathew96a1c6b2018-01-15 14:45:33 +0000185# Add `libfdt` and Arm common helpers required for Dynamic Config
186include lib/libfdt/libfdt.mk
Soby Mathew45e39e22018-03-26 15:16:46 +0100187
188DYN_CFG_SOURCES += plat/arm/common/arm_dyn_cfg.c \
Soby Mathew96a1c6b2018-01-15 14:45:33 +0000189 plat/arm/common/arm_dyn_cfg_helpers.c \
Roberto Vargas27bc9f92018-05-08 10:27:10 +0100190 common/fdt_wrappers.c
Soby Mathew96a1c6b2018-01-15 14:45:33 +0000191
Soby Mathew45e39e22018-03-26 15:16:46 +0100192BL1_SOURCES += ${DYN_CFG_SOURCES}
193BL2_SOURCES += ${DYN_CFG_SOURCES}
194
Roberto Vargas52207802017-11-17 13:22:18 +0000195ifeq (${BL2_AT_EL3},1)
196BL2_SOURCES += plat/arm/common/arm_bl2_el3_setup.c
197endif
198
Yatharth Kocharede39cb2016-11-14 12:01:04 +0000199# Because BL1/BL2 execute in AArch64 mode but BL32 in AArch32 we need to use
200# the AArch32 descriptors.
201ifeq (${JUNO_AARCH32_EL3_RUNTIME},1)
202BL2_SOURCES += plat/arm/common/aarch32/arm_bl2_mem_params_desc.c
203else
204BL2_SOURCES += plat/arm/common/${ARCH}/arm_bl2_mem_params_desc.c
205endif
206BL2_SOURCES += plat/arm/common/arm_image_load.c \
Yatharth Kocharf9a0f162016-09-13 17:07:57 +0100207 common/desc_image_load.c
Summer Qin9db8f2e2017-04-24 16:49:28 +0100208ifeq (${SPD},opteed)
209BL2_SOURCES += lib/optee/optee_utils.c
210endif
Dan Handley9df48042015-03-19 18:58:55 +0000211
Soby Mathew1ced6b82017-06-12 12:37:10 +0100212BL2U_SOURCES += drivers/delay_timer/delay_timer.c \
213 drivers/delay_timer/generic_delay_timer.c \
214 plat/arm/common/arm_bl2u_setup.c
Yatharth Kochar3a11eda2015-10-14 15:28:11 +0100215
Vikram Kanigirifbb13012016-02-15 11:54:14 +0000216BL31_SOURCES += plat/arm/common/arm_bl31_setup.c \
Dan Handley9df48042015-03-19 18:58:55 +0000217 plat/arm/common/arm_pm.c \
Dan Handley9df48042015-03-19 18:58:55 +0000218 plat/arm/common/arm_topology.c \
Jeenu Viswambharanbc1a9292017-02-16 14:55:15 +0000219 plat/arm/common/execution_state_switch.c \
Soby Mathewf6c41082016-05-03 12:31:18 +0100220 plat/common/plat_psci_common.c
Juan Castilloa08a5e72015-05-19 11:54:12 +0100221
dp-arm1cebefd2016-09-19 11:21:03 +0100222ifeq (${ENABLE_PMF}, 1)
223BL31_SOURCES += plat/arm/common/arm_sip_svc.c \
224 lib/pmf/pmf_smc.c
225endif
226
Jeenu Viswambharanb1837452017-10-24 11:47:13 +0100227ifeq (${EL3_EXCEPTION_HANDLING},1)
228BL31_SOURCES += plat/arm/common/aarch64/arm_ehf.c
229endif
230
Jeenu Viswambharana5acc0a2017-09-22 08:32:10 +0100231ifeq (${SDEI_SUPPORT},1)
232BL31_SOURCES += plat/arm/common/aarch64/arm_sdei.c
233endif
234
Jeenu Viswambharana5b5b8d2018-02-06 12:21:39 +0000235# RAS sources
236ifeq (${RAS_EXTENSION},1)
237BL31_SOURCES += lib/extensions/ras/std_err_record.c \
Jeenu Viswambharana490fe02018-06-08 08:44:36 +0100238 lib/extensions/ras/ras_common.c
Jeenu Viswambharana5b5b8d2018-02-06 12:21:39 +0000239endif
240
Juan Castilloa08a5e72015-05-19 11:54:12 +0100241ifneq (${TRUSTED_BOARD_BOOT},0)
242
Juan Castilloa08a5e72015-05-19 11:54:12 +0100243 # Include common TBB sources
244 AUTH_SOURCES := drivers/auth/auth_mod.c \
Achin Gupta1fa7eb62015-11-03 14:18:34 +0000245 drivers/auth/crypto_mod.c \
246 drivers/auth/img_parser_mod.c \
247 drivers/auth/tbbr/tbbr_cot.c \
Juan Castilloa08a5e72015-05-19 11:54:12 +0100248
Yatharth Kochar736a3bf2015-10-11 14:14:55 +0100249 PLAT_INCLUDES += -Iinclude/bl1/tbbr
250
Yatharth Kocharf11b29a2016-02-01 11:04:46 +0000251 BL1_SOURCES += ${AUTH_SOURCES} \
252 bl1/tbbr/tbbr_img_desc.c \
dp-armb3e85802016-12-12 14:48:13 +0000253 plat/arm/common/arm_bl1_fwu.c \
254 plat/common/tbbr/plat_tbbr.c
Yatharth Kochar736a3bf2015-10-11 14:14:55 +0100255
dp-armb3e85802016-12-12 14:48:13 +0000256 BL2_SOURCES += ${AUTH_SOURCES} \
257 plat/common/tbbr/plat_tbbr.c
Juan Castilloa08a5e72015-05-19 11:54:12 +0100258
Masahiro Yamada9c5ca522018-01-26 11:42:01 +0900259 $(eval $(call TOOL_ADD_IMG,ns_bl2u,--fwu,FWU_))
Yatharth Kochard1a93432015-10-12 12:33:47 +0100260
Juan Castilloa08a5e72015-05-19 11:54:12 +0100261 # We expect to locate the *.mk files under the directories specified below
Soby Mathew7e4d6652017-05-10 11:50:30 +0100262ifeq (${ARM_CRYPTOCELL_INTEG},0)
Juan Castilloa08a5e72015-05-19 11:54:12 +0100263 CRYPTO_LIB_MK := drivers/auth/mbedtls/mbedtls_crypto.mk
Soby Mathew7e4d6652017-05-10 11:50:30 +0100264else
265 CRYPTO_LIB_MK := drivers/auth/cryptocell/cryptocell_crypto.mk
266endif
Juan Castilloa08a5e72015-05-19 11:54:12 +0100267 IMG_PARSER_LIB_MK := drivers/auth/mbedtls/mbedtls_x509.mk
268
269 $(info Including ${CRYPTO_LIB_MK})
270 include ${CRYPTO_LIB_MK}
271
272 $(info Including ${IMG_PARSER_LIB_MK})
273 include ${IMG_PARSER_LIB_MK}
274
275endif
Daniel Boulbyb1b058d2018-09-18 11:52:49 +0100276
277# RECLAIM_INIT_CODE can only be set when LOAD_IMAGE_V2=2 and xlat tables v2
278# are used
279ifeq (${RECLAIM_INIT_CODE}, 1)
280 ifeq (${LOAD_IMAGE_V2}, 0)
281 $(error "LOAD_IMAGE_V2 must be enabled to use RECLAIM_INIT_CODE")
282 endif
283 ifeq (${ARM_XLAT_TABLES_LIB_V1}, 1)
284 $(error "To reclaim init code xlat tables v2 must be used")
285 endif
286endif