blob: 3a3fac86f3025a72125d3cf7b1e9c98a962c15e9 [file] [log] [blame]
Anson Huang73b18532018-06-05 16:13:45 +08001/*
2 * Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +01007#ifndef PLATFORM_DEF_H
8#define PLATFORM_DEF_H
9
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000010#include <lib/utils_def.h>
Anson Huang73b18532018-06-05 16:13:45 +080011
12#define PLATFORM_LINKER_FORMAT "elf64-littleaarch64"
13#define PLATFORM_LINKER_ARCH aarch64
14
15#define PLATFORM_STACK_SIZE 0x400
16#define CACHE_WRITEBACK_GRANULE 64
17
18#define PLAT_PRIMARY_CPU 0x0
19#define PLATFORM_MAX_CPU_PER_CLUSTER 4
20#define PLATFORM_CLUSTER_COUNT 1
21#define PLATFORM_CORE_COUNT 4
Anson Huange25ab612018-07-12 14:30:52 +080022#define PLATFORM_CLUSTER0_CORE_COUNT 4
23#define PLATFORM_CLUSTER1_CORE_COUNT 0
Anson Huang73b18532018-06-05 16:13:45 +080024
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +010025#define PWR_DOMAIN_AT_MAX_LVL U(1)
26#define PLAT_MAX_PWR_LVL U(2)
27#define PLAT_MAX_OFF_STATE U(2)
28#define PLAT_MAX_RET_STATE U(1)
Anson Huang73b18532018-06-05 16:13:45 +080029
30#define BL31_BASE 0x80000000
31#define BL31_LIMIT 0x80020000
32
33#define PLAT_VIRT_ADDR_SPACE_SIZE (1ull << 32)
34#define PLAT_PHY_ADDR_SPACE_SIZE (1ull << 32)
35
36#define MAX_XLAT_TABLES 8
37#define MAX_MMAP_REGIONS 8
38
39#define PLAT_GICD_BASE 0x51a00000
Anson Huang73b18532018-06-05 16:13:45 +080040#define PLAT_GICR_BASE 0x51b00000
Anson Huang73b18532018-06-05 16:13:45 +080041#define IMX_BOOT_UART_BASE 0x5a060000
Anson Huang73b18532018-06-05 16:13:45 +080042#define IMX_BOOT_UART_BAUDRATE 115200
43#define IMX_BOOT_UART_CLK_IN_HZ 24000000
44#define PLAT_CRASH_UART_BASE IMX_BOOT_UART_BASE
45#define PLAT__CRASH_UART_CLK_IN_HZ 24000000
46#define IMX_CONSOLE_BAUDRATE 115200
47#define SC_IPC_BASE 0x5d1b0000
Anson Huang3f2f3da2019-01-24 16:50:02 +080048#define IMX_GPT0_LPCG_BASE 0x5d540000
49#define IMX_GPT0_BASE 0x5d140000
50#define IMX_WUP_IRQSTR_BASE 0x51090000
51#define IMX_REG_BASE 0x50000000
52#define IMX_REG_SIZE 0x10000000
Anson Huang73b18532018-06-05 16:13:45 +080053
54#define COUNTER_FREQUENCY 8000000
55
56/* non-secure u-boot base */
57#define PLAT_NS_IMAGE_OFFSET 0x80020000
58
59#define DEBUG_CONSOLE 0
60#define DEBUG_CONSOLE_A35 0
61#define PLAT_IMX8QX 1
62
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +010063#endif /* PLATFORM_DEF_H */