blob: f1bc235e851757263c4e7e0f938faec228a1f729 [file] [log] [blame]
Pritesh Raithathac88654f2017-01-02 20:11:32 +05301/*
Antonio Nino Diaz14ba9632018-03-08 10:57:43 +00002 * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
Pritesh Raithatha75c94432018-08-03 15:48:15 +05303 * Copyright (c) 2020, NVIDIA Corporation. All rights reserved.
Pritesh Raithathac88654f2017-01-02 20:11:32 +05304 *
Antonio Nino Diaz14ba9632018-03-08 10:57:43 +00005 * SPDX-License-Identifier: BSD-3-Clause
Pritesh Raithathac88654f2017-01-02 20:11:32 +05306 */
7
Antonio Nino Diaze0f90632018-12-14 00:18:21 +00008#include <common/bl_common.h>
9
Pritesh Raithathac88654f2017-01-02 20:11:32 +053010#include <smmu.h>
11#include <tegra_def.h>
Puneet Saxenacf8c0e22017-08-04 17:19:55 +053012#include <tegra_mc_def.h>
Pritesh Raithathac88654f2017-01-02 20:11:32 +053013
Steven Kao7fd30f52017-07-25 11:29:46 +080014#define MAX_NUM_SMMU_DEVICES U(1)
15
Pritesh Raithathac88654f2017-01-02 20:11:32 +053016/*******************************************************************************
Steven Kao7fd30f52017-07-25 11:29:46 +080017 * Handler to return the support SMMU devices number
18 ******************************************************************************/
19uint32_t plat_get_num_smmu_devices(void)
20{
21 return MAX_NUM_SMMU_DEVICES;
22}