johpow01 | a3810e8 | 2021-05-18 15:23:31 -0500 | [diff] [blame] | 1 | /* |
| 2 | * Copyright (c) 2021, Arm Limited. All rights reserved. |
| 3 | * |
| 4 | * SPDX-License-Identifier: BSD-3-Clause |
| 5 | */ |
| 6 | |
| 7 | #include <arch.h> |
| 8 | #include <asm_macros.S> |
| 9 | #include <common/bl_common.h> |
| 10 | #include <cortex_a710.h> |
| 11 | #include <cpu_macros.S> |
| 12 | #include <plat_macros.S> |
| 13 | |
| 14 | /* Hardware handled coherency */ |
| 15 | #if HW_ASSISTED_COHERENCY == 0 |
| 16 | #error "Cortex A710 must be compiled with HW_ASSISTED_COHERENCY enabled" |
| 17 | #endif |
| 18 | |
| 19 | /* 64-bit only core */ |
| 20 | #if CTX_INCLUDE_AARCH32_REGS == 1 |
| 21 | #error "Cortex A710 supports only AArch64. Compile with CTX_INCLUDE_AARCH32_REGS=0" |
| 22 | #endif |
| 23 | |
nayanpatel-arm | e55d325 | 2021-08-06 16:39:48 -0700 | [diff] [blame] | 24 | /* -------------------------------------------------- |
| 25 | * Errata Workaround for Cortex-A710 Erratum 1987031. |
| 26 | * This applies to revision r0p0, r1p0 and r2p0 of Cortex-A710. It is still |
| 27 | * open. |
| 28 | * Inputs: |
| 29 | * x0: variant[4:7] and revision[0:3] of current cpu. |
| 30 | * Shall clobber: x0-x17 |
| 31 | * -------------------------------------------------- |
| 32 | */ |
| 33 | func errata_a710_1987031_wa |
| 34 | /* Check revision. */ |
| 35 | mov x17, x30 |
| 36 | bl check_errata_1987031 |
| 37 | cbz x0, 1f |
| 38 | |
| 39 | /* Apply instruction patching sequence */ |
| 40 | ldr x0,=0x6 |
| 41 | msr S3_6_c15_c8_0,x0 |
| 42 | ldr x0,=0xF3A08002 |
| 43 | msr S3_6_c15_c8_2,x0 |
| 44 | ldr x0,=0xFFF0F7FE |
| 45 | msr S3_6_c15_c8_3,x0 |
| 46 | ldr x0,=0x40000001003ff |
| 47 | msr S3_6_c15_c8_1,x0 |
| 48 | ldr x0,=0x7 |
| 49 | msr S3_6_c15_c8_0,x0 |
| 50 | ldr x0,=0xBF200000 |
| 51 | msr S3_6_c15_c8_2,x0 |
| 52 | ldr x0,=0xFFEF0000 |
| 53 | msr S3_6_c15_c8_3,x0 |
| 54 | ldr x0,=0x40000001003f3 |
| 55 | msr S3_6_c15_c8_1,x0 |
| 56 | isb |
| 57 | 1: |
| 58 | ret x17 |
| 59 | endfunc errata_a710_1987031_wa |
| 60 | |
| 61 | func check_errata_1987031 |
| 62 | /* Applies to r0p0, r1p0 and r2p0 */ |
| 63 | mov x1, #0x20 |
| 64 | b cpu_rev_var_ls |
| 65 | endfunc check_errata_1987031 |
| 66 | |
nayanpatel-arm | 7597d08 | 2021-08-25 17:35:15 -0700 | [diff] [blame] | 67 | /* -------------------------------------------------- |
| 68 | * Errata Workaround for Cortex-A710 Erratum 2081180. |
| 69 | * This applies to revision r0p0, r1p0 and r2p0 of Cortex-A710. |
| 70 | * It is still open. |
| 71 | * Inputs: |
| 72 | * x0: variant[4:7] and revision[0:3] of current cpu. |
| 73 | * Shall clobber: x0-x17 |
| 74 | * -------------------------------------------------- |
| 75 | */ |
| 76 | func errata_a710_2081180_wa |
| 77 | /* Check revision. */ |
| 78 | mov x17, x30 |
| 79 | bl check_errata_2081180 |
| 80 | cbz x0, 1f |
| 81 | |
| 82 | /* Apply instruction patching sequence */ |
| 83 | ldr x0,=0x3 |
| 84 | msr S3_6_c15_c8_0,x0 |
| 85 | ldr x0,=0xF3A08002 |
| 86 | msr S3_6_c15_c8_2,x0 |
| 87 | ldr x0,=0xFFF0F7FE |
| 88 | msr S3_6_c15_c8_3,x0 |
| 89 | ldr x0,=0x10002001003FF |
| 90 | msr S3_6_c15_c8_1,x0 |
| 91 | ldr x0,=0x4 |
| 92 | msr S3_6_c15_c8_0,x0 |
| 93 | ldr x0,=0xBF200000 |
| 94 | msr S3_6_c15_c8_2,x0 |
| 95 | ldr x0,=0xFFEF0000 |
| 96 | msr S3_6_c15_c8_3,x0 |
| 97 | ldr x0,=0x10002001003F3 |
| 98 | msr S3_6_c15_c8_1,x0 |
| 99 | isb |
| 100 | 1: |
| 101 | ret x17 |
| 102 | endfunc errata_a710_2081180_wa |
| 103 | |
| 104 | func check_errata_2081180 |
| 105 | /* Applies to r0p0, r1p0 and r2p0 */ |
| 106 | mov x1, #0x20 |
| 107 | b cpu_rev_var_ls |
| 108 | endfunc check_errata_2081180 |
| 109 | |
Bipin Ravi | cd39b14 | 2021-03-31 16:45:40 -0500 | [diff] [blame^] | 110 | /* --------------------------------------------------------------------- |
| 111 | * Errata Workaround for Cortex-A710 Erratum 2055002. |
| 112 | * This applies to revision r1p0, r2p0 of Cortex-A710 and is still open. |
| 113 | * Inputs: |
| 114 | * x0: variant[4:7] and revision[0:3] of current cpu. |
| 115 | * Shall clobber: x0-x17 |
| 116 | * --------------------------------------------------------------------- |
| 117 | */ |
| 118 | func errata_a710_2055002_wa |
| 119 | /* Compare x0 against revision r2p0 */ |
| 120 | mov x17, x30 |
| 121 | bl check_errata_2055002 |
| 122 | cbz x0, 1f |
| 123 | mrs x1, CORTEX_A710_CPUACTLR_EL1 |
| 124 | orr x1, x1, CORTEX_A710_CPUACTLR_EL1_BIT_46 |
| 125 | msr CORTEX_A710_CPUACTLR_EL1, x1 |
| 126 | 1: |
| 127 | ret x17 |
| 128 | endfunc errata_a710_2055002_wa |
| 129 | |
| 130 | func check_errata_2055002 |
| 131 | /* Applies to r1p0, r2p0 */ |
| 132 | mov x1, #0x20 |
| 133 | b cpu_rev_var_ls |
| 134 | endfunc check_errata_2055002 |
| 135 | |
johpow01 | a3810e8 | 2021-05-18 15:23:31 -0500 | [diff] [blame] | 136 | /* ---------------------------------------------------- |
| 137 | * HW will do the cache maintenance while powering down |
| 138 | * ---------------------------------------------------- |
| 139 | */ |
| 140 | func cortex_a710_core_pwr_dwn |
| 141 | /* --------------------------------------------------- |
| 142 | * Enable CPU power down bit in power control register |
| 143 | * --------------------------------------------------- |
| 144 | */ |
| 145 | mrs x0, CORTEX_A710_CPUPWRCTLR_EL1 |
| 146 | orr x0, x0, #CORTEX_A710_CPUPWRCTLR_EL1_CORE_PWRDN_BIT |
| 147 | msr CORTEX_A710_CPUPWRCTLR_EL1, x0 |
| 148 | isb |
| 149 | ret |
| 150 | endfunc cortex_a710_core_pwr_dwn |
| 151 | |
Bipin Ravi | cd39b14 | 2021-03-31 16:45:40 -0500 | [diff] [blame^] | 152 | #if REPORT_ERRATA |
johpow01 | a3810e8 | 2021-05-18 15:23:31 -0500 | [diff] [blame] | 153 | /* |
Bipin Ravi | cd39b14 | 2021-03-31 16:45:40 -0500 | [diff] [blame^] | 154 | * Errata printing function for Cortex-A710. Must follow AAPCS. |
johpow01 | a3810e8 | 2021-05-18 15:23:31 -0500 | [diff] [blame] | 155 | */ |
johpow01 | a3810e8 | 2021-05-18 15:23:31 -0500 | [diff] [blame] | 156 | func cortex_a710_errata_report |
nayanpatel-arm | e55d325 | 2021-08-06 16:39:48 -0700 | [diff] [blame] | 157 | stp x8, x30, [sp, #-16]! |
| 158 | |
| 159 | bl cpu_get_rev_var |
| 160 | mov x8, x0 |
| 161 | |
| 162 | /* |
| 163 | * Report all errata. The revision-variant information is passed to |
| 164 | * checking functions of each errata. |
| 165 | */ |
| 166 | report_errata ERRATA_A710_1987031, cortex_a710, 1987031 |
nayanpatel-arm | 7597d08 | 2021-08-25 17:35:15 -0700 | [diff] [blame] | 167 | report_errata ERRATA_A710_2081180, cortex_a710, 2081180 |
Bipin Ravi | cd39b14 | 2021-03-31 16:45:40 -0500 | [diff] [blame^] | 168 | report_errata ERRATA_A710_2055002, cortex_a710, 2055002 |
nayanpatel-arm | e55d325 | 2021-08-06 16:39:48 -0700 | [diff] [blame] | 169 | |
| 170 | ldp x8, x30, [sp], #16 |
johpow01 | a3810e8 | 2021-05-18 15:23:31 -0500 | [diff] [blame] | 171 | ret |
| 172 | endfunc cortex_a710_errata_report |
| 173 | #endif |
| 174 | |
| 175 | func cortex_a710_reset_func |
nayanpatel-arm | e55d325 | 2021-08-06 16:39:48 -0700 | [diff] [blame] | 176 | mov x19, x30 |
| 177 | |
johpow01 | a3810e8 | 2021-05-18 15:23:31 -0500 | [diff] [blame] | 178 | /* Disable speculative loads */ |
| 179 | msr SSBS, xzr |
nayanpatel-arm | e55d325 | 2021-08-06 16:39:48 -0700 | [diff] [blame] | 180 | |
| 181 | bl cpu_get_rev_var |
| 182 | mov x18, x0 |
| 183 | |
| 184 | #if ERRATA_A710_1987031 |
| 185 | mov x0, x18 |
| 186 | bl errata_a710_1987031_wa |
| 187 | #endif |
| 188 | |
nayanpatel-arm | 7597d08 | 2021-08-25 17:35:15 -0700 | [diff] [blame] | 189 | #if ERRATA_A710_2081180 |
| 190 | mov x0, x18 |
| 191 | bl errata_a710_2081180_wa |
| 192 | #endif |
| 193 | |
Bipin Ravi | cd39b14 | 2021-03-31 16:45:40 -0500 | [diff] [blame^] | 194 | #if ERRATA_A710_2055002 |
| 195 | mov x0, x18 |
| 196 | bl errata_a710_2055002_wa |
| 197 | #endif |
| 198 | |
johpow01 | a3810e8 | 2021-05-18 15:23:31 -0500 | [diff] [blame] | 199 | isb |
Bipin Ravi | cd39b14 | 2021-03-31 16:45:40 -0500 | [diff] [blame^] | 200 | ret x19 |
johpow01 | a3810e8 | 2021-05-18 15:23:31 -0500 | [diff] [blame] | 201 | endfunc cortex_a710_reset_func |
| 202 | |
| 203 | /* --------------------------------------------- |
| 204 | * This function provides Cortex-A710 specific |
| 205 | * register information for crash reporting. |
| 206 | * It needs to return with x6 pointing to |
| 207 | * a list of register names in ascii and |
| 208 | * x8 - x15 having values of registers to be |
| 209 | * reported. |
| 210 | * --------------------------------------------- |
| 211 | */ |
| 212 | .section .rodata.cortex_a710_regs, "aS" |
| 213 | cortex_a710_regs: /* The ascii list of register names to be reported */ |
| 214 | .asciz "cpuectlr_el1", "" |
| 215 | |
| 216 | func cortex_a710_cpu_reg_dump |
| 217 | adr x6, cortex_a710_regs |
| 218 | mrs x8, CORTEX_A710_CPUECTLR_EL1 |
| 219 | ret |
| 220 | endfunc cortex_a710_cpu_reg_dump |
| 221 | |
| 222 | declare_cpu_ops cortex_a710, CORTEX_A710_MIDR, \ |
| 223 | cortex_a710_reset_func, \ |
| 224 | cortex_a710_core_pwr_dwn |