blob: c66d0f9cd3dc1b64d8ff1fa39027a8cb90918186 [file] [log] [blame]
Jens Wiklander52c798e2015-12-07 14:37:10 +01001/*
2 * Copyright (c) 2015-2016, ARM Limited and Contributors. All rights reserved.
3 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Jens Wiklander52c798e2015-12-07 14:37:10 +01005 */
6
7#ifndef __QEMU_PRIVATE_H
8#define __QEMU_PRIVATE_H
9
10#include <sys/types.h>
11
Michalis Pappasba861122018-02-28 14:36:03 +080012#include <xlat_tables_defs.h>
13#include "../../bl1/bl1_private.h"
14
Etienne Carriere911de8c2018-02-02 13:23:22 +010015void qemu_configure_mmu_secure(unsigned long total_base,
16 unsigned long total_size,
Michalis Pappasba861122018-02-28 14:36:03 +080017 unsigned long code_start, unsigned long code_limit,
Etienne Carriere911de8c2018-02-02 13:23:22 +010018 unsigned long ro_start, unsigned long ro_limit,
19 unsigned long coh_start, unsigned long coh_limit);
20
Jens Wiklander52c798e2015-12-07 14:37:10 +010021void qemu_configure_mmu_el1(unsigned long total_base, unsigned long total_size,
Michalis Pappasba861122018-02-28 14:36:03 +080022 unsigned long code_start, unsigned long code_limit,
Jens Wiklander52c798e2015-12-07 14:37:10 +010023 unsigned long ro_start, unsigned long ro_limit,
24 unsigned long coh_start, unsigned long coh_limit);
25
26void qemu_configure_mmu_el3(unsigned long total_base, unsigned long total_size,
Michalis Pappasba861122018-02-28 14:36:03 +080027 unsigned long code_start, unsigned long code_limit,
Jens Wiklander52c798e2015-12-07 14:37:10 +010028 unsigned long ro_start, unsigned long ro_limit,
29 unsigned long coh_start, unsigned long coh_limit);
30
31void plat_qemu_io_setup(void);
32unsigned int plat_qemu_calc_core_pos(u_register_t mpidr);
33
34int dt_add_psci_node(void *fdt);
35int dt_add_psci_cpu_enable_methods(void *fdt);
36
Michalis Pappascca6cb72018-03-04 15:43:38 +080037void qemu_console_init(void);
38void qemu_crash_console_init(void);
39
Jens Wiklander52c798e2015-12-07 14:37:10 +010040#endif /*__QEMU_PRIVATE_H*/