blob: d3dc5a365b43c688fe3ce5122643d3c7740e9430 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Manish V Badarkheb2e34ff2023-02-07 11:26:38 +00002 * Copyright (c) 2013-2023, Arm Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Achin Gupta4f6ad662013-10-25 09:08:21 +01005 */
6
Manish V Badarkhe8717e032020-05-30 17:40:44 +01007#include <assert.h>
8
Alexei Fedorov61369a22020-07-13 14:59:02 +01009#include <common/debug.h>
Manish V Badarkhe8717e032020-05-30 17:40:44 +010010#include <common/desc_image_load.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000011#include <drivers/arm/sp804_delay_timer.h>
Manish V Badarkhe8717e032020-05-30 17:40:44 +010012#include <lib/fconf/fconf.h>
13#include <lib/fconf/fconf_dyn_cfg_getter.h>
Harrison Mutai1dcaf962023-08-08 15:10:07 +010014#include <lib/transfer_list.h>
Manish V Badarkhe8717e032020-05-30 17:40:44 +010015
Antonio Nino Diazbd7b7402019-01-25 14:30:04 +000016#include <plat/arm/common/plat_arm.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000017#include <plat/common/platform.h>
Antonio Nino Diaza320ecd2019-01-15 14:19:50 +000018#include <platform_def.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000019
Dan Handleyed6ff952014-05-14 17:44:19 +010020#include "fvp_private.h"
Achin Gupta4f6ad662013-10-25 09:08:21 +010021
Soby Mathew7d5a2e72018-01-10 15:59:31 +000022void bl2_early_platform_setup2(u_register_t arg0, u_register_t arg1, u_register_t arg2, u_register_t arg3)
Achin Gupta4f6ad662013-10-25 09:08:21 +010023{
Soby Mathew96a1c6b2018-01-15 14:45:33 +000024 arm_bl2_early_platform_setup((uintptr_t)arg0, (meminfo_t *)arg1);
Achin Gupta4f6ad662013-10-25 09:08:21 +010025
26 /* Initialize the platform config for future decision making */
Dan Handleyea451572014-05-15 14:53:30 +010027 fvp_config_setup();
Vikram Kanigirid8c9d262014-05-16 18:48:12 +010028}
Ryan Harkinf96fc8f2015-03-17 14:54:01 +000029
30void bl2_platform_setup(void)
31{
32 arm_bl2_platform_setup();
33
Alexei Fedorov7131d832019-08-16 14:15:59 +010034 /* Initialize System level generic or SP804 timer */
35 fvp_timer_init();
Ryan Harkinf96fc8f2015-03-17 14:54:01 +000036}
Manish V Badarkhe8717e032020-05-30 17:40:44 +010037
38/*******************************************************************************
39 * This function returns the list of executable images
40 ******************************************************************************/
41struct bl_params *plat_get_next_bl_params(void)
42{
43 struct bl_params *arm_bl_params;
Manish V Badarkhe86854e72022-03-15 16:05:58 +000044 const struct dyn_cfg_dtb_info_t *hw_config_info __unused;
45 bl_mem_params_node_t *param_node __unused;
Harrison Mutai1dcaf962023-08-08 15:10:07 +010046 static struct transfer_list_header *ns_tl __unused;
47 struct transfer_list_entry *te __unused;
Manish V Badarkhe8717e032020-05-30 17:40:44 +010048
49 arm_bl_params = arm_get_next_bl_params();
50
Arvind Ram Prakash11b9b492022-11-22 14:41:00 -060051#if !RESET_TO_BL2 && !EL3_PAYLOAD_BASE
Manish V Badarkhe8717e032020-05-30 17:40:44 +010052 const struct dyn_cfg_dtb_info_t *fw_config_info;
Manish V Badarkhe86854e72022-03-15 16:05:58 +000053 uintptr_t fw_config_base = 0UL;
Manish V Badarkhe8717e032020-05-30 17:40:44 +010054 entry_point_info_t *ep_info;
55
Manish V Badarkhe86854e72022-03-15 16:05:58 +000056#if __aarch64__
Manish V Badarkhe8717e032020-05-30 17:40:44 +010057 /* Get BL31 image node */
58 param_node = get_bl_mem_params_node(BL31_IMAGE_ID);
Manish V Badarkhe86854e72022-03-15 16:05:58 +000059#else /* aarch32 */
60 /* Get SP_MIN image node */
61 param_node = get_bl_mem_params_node(BL32_IMAGE_ID);
62#endif /* __aarch64__ */
Manish V Badarkhe8717e032020-05-30 17:40:44 +010063 assert(param_node != NULL);
64
65 /* get fw_config load address */
66 fw_config_info = FCONF_GET_PROPERTY(dyn_cfg, dtb, FW_CONFIG_ID);
67 assert(fw_config_info != NULL);
68
69 fw_config_base = fw_config_info->config_addr;
Manish V Badarkhe86854e72022-03-15 16:05:58 +000070 assert(fw_config_base != 0UL);
Manish V Badarkhe8717e032020-05-30 17:40:44 +010071
72 /*
Manish V Badarkhe86854e72022-03-15 16:05:58 +000073 * Get the entry point info of next executable image and override
Manish V Badarkhe8717e032020-05-30 17:40:44 +010074 * arg1 of entry point info with fw_config base address
75 */
76 ep_info = &param_node->ep_info;
77 ep_info->args.arg1 = (uint32_t)fw_config_base;
Manish V Badarkhe86854e72022-03-15 16:05:58 +000078
79 /* grab NS HW config address */
80 hw_config_info = FCONF_GET_PROPERTY(dyn_cfg, dtb, HW_CONFIG_ID);
Manish V Badarkheae2c0f92022-05-04 17:21:22 +010081 assert(hw_config_info != NULL);
Manish V Badarkhe86854e72022-03-15 16:05:58 +000082
83 /* To retrieve actual size of the HW_CONFIG */
84 param_node = get_bl_mem_params_node(HW_CONFIG_ID);
85 assert(param_node != NULL);
86
Harrison Mutai1dcaf962023-08-08 15:10:07 +010087 bl_mem_params_node_t *bl33_param_node = get_bl_mem_params_node(BL33_IMAGE_ID);
88 assert(bl33_param_node != NULL);
89
90#if TRANSFER_LIST
91 ns_tl = transfer_list_init((void *)FW_NS_HANDOFF_BASE, FW_HANDOFF_SIZE);
92 assert(ns_tl != NULL);
93
94 /* Update BL33's ep info with NS HW config address */
95 te = transfer_list_add(ns_tl, TL_TAG_FDT, param_node->image_info.image_size,
96 (void *)hw_config_info->config_addr);
97 assert(te != NULL);
98
99 bl33_param_node->ep_info.args.arg1 = TRANSFER_LIST_SIGNATURE | REGISTER_CONVENTION_VERSION_MASK;
100 bl33_param_node->ep_info.args.arg2 = 0;
101 bl33_param_node->ep_info.args.arg3 = (uintptr_t)ns_tl;
102 bl33_param_node->ep_info.args.arg0 = te ? (uintptr_t)transfer_list_entry_data(te) : 0;
103#else
Manish V Badarkhe86854e72022-03-15 16:05:58 +0000104 /* Copy HW config from Secure address to NS address */
Manish V Badarkheb2e34ff2023-02-07 11:26:38 +0000105 memcpy((void *)hw_config_info->secondary_config_addr,
Manish V Badarkhe86854e72022-03-15 16:05:58 +0000106 (void *)hw_config_info->config_addr,
107 (size_t)param_node->image_info.image_size);
108
109 /*
110 * Ensure HW-config device tree committed to memory, as there is
111 * a possibility to use HW-config without cache and MMU enabled
112 * at BL33
113 */
Manish V Badarkheb2e34ff2023-02-07 11:26:38 +0000114 flush_dcache_range(hw_config_info->secondary_config_addr,
Manish V Badarkhe86854e72022-03-15 16:05:58 +0000115 param_node->image_info.image_size);
116
Harrison Mutai1dcaf962023-08-08 15:10:07 +0100117 bl33_param_node->ep_info.args.arg1 = hw_config_info->secondary_config_addr;
118#endif /* TRANSFER_LIST */
Arvind Ram Prakash11b9b492022-11-22 14:41:00 -0600119#endif /* !RESET_TO_BL2 && !EL3_PAYLOAD_BASE */
Manish V Badarkhe8717e032020-05-30 17:40:44 +0100120
121 return arm_bl_params;
122}