blob: dd2c0a65ff60e7610430fb795f184096626c5cca [file] [log] [blame]
Soby Mathewc6820d12016-05-09 17:49:55 +01001/*
Sona Mathew7fe03522022-11-18 18:05:38 -06002 * Copyright (c) 2016-2023, ARM Limited and Contributors. All rights reserved.
Soby Mathewc6820d12016-05-09 17:49:55 +01003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Soby Mathewc6820d12016-05-09 17:49:55 +01005 */
6
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +00007#ifndef ARCH_H
8#define ARCH_H
Soby Mathewc6820d12016-05-09 17:49:55 +01009
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000010#include <lib/utils_def.h>
Isla Mitchell02c63072017-07-21 14:44:36 +010011
Soby Mathewc6820d12016-05-09 17:49:55 +010012/*******************************************************************************
13 * MIDR bit definitions
14 ******************************************************************************/
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010015#define MIDR_IMPL_MASK U(0xff)
16#define MIDR_IMPL_SHIFT U(24)
17#define MIDR_VAR_SHIFT U(20)
18#define MIDR_VAR_BITS U(4)
Sona Mathew7fe03522022-11-18 18:05:38 -060019#define MIDR_VAR_MASK U(0xf)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010020#define MIDR_REV_SHIFT U(0)
21#define MIDR_REV_BITS U(4)
Sona Mathew7fe03522022-11-18 18:05:38 -060022#define MIDR_REV_MASK U(0xf)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010023#define MIDR_PN_MASK U(0xfff)
24#define MIDR_PN_SHIFT U(4)
Soby Mathewc6820d12016-05-09 17:49:55 +010025
26/*******************************************************************************
27 * MPIDR macros
28 ******************************************************************************/
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010029#define MPIDR_MT_MASK (U(1) << 24)
Soby Mathewc6820d12016-05-09 17:49:55 +010030#define MPIDR_CPU_MASK MPIDR_AFFLVL_MASK
31#define MPIDR_CLUSTER_MASK (MPIDR_AFFLVL_MASK << MPIDR_AFFINITY_BITS)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010032#define MPIDR_AFFINITY_BITS U(8)
33#define MPIDR_AFFLVL_MASK U(0xff)
34#define MPIDR_AFFLVL_SHIFT U(3)
35#define MPIDR_AFF0_SHIFT U(0)
36#define MPIDR_AFF1_SHIFT U(8)
37#define MPIDR_AFF2_SHIFT U(16)
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +000038#define MPIDR_AFF_SHIFT(_n) MPIDR_AFF##_n##_SHIFT
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010039#define MPIDR_AFFINITY_MASK U(0x00ffffff)
40#define MPIDR_AFFLVL0 U(0)
41#define MPIDR_AFFLVL1 U(1)
42#define MPIDR_AFFLVL2 U(2)
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +000043#define MPIDR_AFFLVL(_n) MPIDR_AFFLVL##_n
Soby Mathewc6820d12016-05-09 17:49:55 +010044
45#define MPIDR_AFFLVL0_VAL(mpidr) \
46 (((mpidr) >> MPIDR_AFF0_SHIFT) & MPIDR_AFFLVL_MASK)
47#define MPIDR_AFFLVL1_VAL(mpidr) \
48 (((mpidr) >> MPIDR_AFF1_SHIFT) & MPIDR_AFFLVL_MASK)
49#define MPIDR_AFFLVL2_VAL(mpidr) \
50 (((mpidr) >> MPIDR_AFF2_SHIFT) & MPIDR_AFFLVL_MASK)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010051#define MPIDR_AFFLVL3_VAL(mpidr) U(0)
Soby Mathewc6820d12016-05-09 17:49:55 +010052
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +000053#define MPIDR_AFF_ID(mpid, n) \
54 (((mpid) >> MPIDR_AFF_SHIFT(n)) & MPIDR_AFFLVL_MASK)
55
56#define MPID_MASK (MPIDR_MT_MASK |\
57 (MPIDR_AFFLVL_MASK << MPIDR_AFF2_SHIFT)|\
58 (MPIDR_AFFLVL_MASK << MPIDR_AFF1_SHIFT)|\
59 (MPIDR_AFFLVL_MASK << MPIDR_AFF0_SHIFT))
60
61/*
62 * An invalid MPID. This value can be used by functions that return an MPID to
63 * indicate an error.
64 */
65#define INVALID_MPID U(0xFFFFFFFF)
66
Soby Mathewc6820d12016-05-09 17:49:55 +010067/*
68 * The MPIDR_MAX_AFFLVL count starts from 0. Take care to
69 * add one while using this macro to define array sizes.
70 */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010071#define MPIDR_MAX_AFFLVL U(2)
Soby Mathewc6820d12016-05-09 17:49:55 +010072
73/* Data Cache set/way op type defines */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010074#define DC_OP_ISW U(0x0)
75#define DC_OP_CISW U(0x1)
Ambroise Vincentf5fdfbc2019-02-21 14:16:24 +000076#if ERRATA_A53_827319
77#define DC_OP_CSW DC_OP_CISW
78#else
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010079#define DC_OP_CSW U(0x2)
Ambroise Vincentf5fdfbc2019-02-21 14:16:24 +000080#endif
Soby Mathewc6820d12016-05-09 17:49:55 +010081
82/*******************************************************************************
83 * Generic timer memory mapped registers & offsets
84 ******************************************************************************/
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010085#define CNTCR_OFF U(0x000)
Yann Gautier007d7452019-04-17 13:47:07 +020086/* Counter Count Value Lower register */
87#define CNTCVL_OFF U(0x008)
88/* Counter Count Value Upper register */
89#define CNTCVU_OFF U(0x00C)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010090#define CNTFID_OFF U(0x020)
Soby Mathewc6820d12016-05-09 17:49:55 +010091
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +010092#define CNTCR_EN (U(1) << 0)
93#define CNTCR_HDBG (U(1) << 1)
Soby Mathewc6820d12016-05-09 17:49:55 +010094#define CNTCR_FCREQ(x) ((x) << 8)
95
96/*******************************************************************************
97 * System register bit definitions
98 ******************************************************************************/
99/* CLIDR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100100#define LOUIS_SHIFT U(21)
101#define LOC_SHIFT U(24)
102#define CLIDR_FIELD_WIDTH U(3)
Soby Mathewc6820d12016-05-09 17:49:55 +0100103
104/* CSSELR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100105#define LEVEL_SHIFT U(1)
Soby Mathewc6820d12016-05-09 17:49:55 +0100106
Boyan Karatotev05504ba2023-02-15 13:21:50 +0000107/* ID_DFR0 definitions */
108#define ID_DFR0_PERFMON_SHIFT U(24)
109#define ID_DFR0_PERFMON_MASK U(0xf)
110#define ID_DFR0_PERFMON_PMUV3 U(3)
111#define ID_DFR0_PERFMON_PMUV3P5 U(6)
Manish V Badarkhef7ee0642021-07-07 16:27:10 +0100112#define ID_DFR0_COPTRC_SHIFT U(12)
113#define ID_DFR0_COPTRC_MASK U(0xf)
114#define ID_DFR0_COPTRC_SUPPORTED U(1)
115#define ID_DFR0_COPTRC_LENGTH U(4)
Manish V Badarkhe8ce33942021-07-18 02:26:27 +0100116#define ID_DFR0_TRACEFILT_SHIFT U(28)
117#define ID_DFR0_TRACEFILT_MASK U(0xf)
118#define ID_DFR0_TRACEFILT_SUPPORTED U(1)
119#define ID_DFR0_TRACEFILT_LENGTH U(4)
Manish V Badarkhef7ee0642021-07-07 16:27:10 +0100120
Javier Almansa Sobrinof3a4c542020-11-23 18:38:15 +0000121/* ID_DFR1_EL1 definitions */
122#define ID_DFR1_MTPMU_SHIFT U(0)
123#define ID_DFR1_MTPMU_MASK U(0xf)
124#define ID_DFR1_MTPMU_SUPPORTED U(1)
Boyan Karatotev677ed8a2023-02-16 09:45:29 +0000125#define ID_DFR1_MTPMU_DISABLED U(15)
Javier Almansa Sobrinof3a4c542020-11-23 18:38:15 +0000126
Andre Przywara54d57912023-05-23 13:56:55 +0100127/* ID_MMFR3 definitions */
128#define ID_MMFR3_PAN_SHIFT U(16)
129#define ID_MMFR3_PAN_MASK U(0xf)
130
Antonio Nino Diazc326c342019-01-11 11:20:10 +0000131/* ID_MMFR4 definitions */
132#define ID_MMFR4_CNP_SHIFT U(12)
133#define ID_MMFR4_CNP_LENGTH U(4)
134#define ID_MMFR4_CNP_MASK U(0xf)
135
johpow0174b7e442021-12-01 13:18:30 -0600136#define ID_MMFR4_CCIDX_SHIFT U(24)
137#define ID_MMFR4_CCIDX_LENGTH U(4)
138#define ID_MMFR4_CCIDX_MASK U(0xf)
139
Antonio Nino Diazc326c342019-01-11 11:20:10 +0000140/* ID_PFR0 definitions */
Dimitris Papastamosdda48b02017-10-17 14:03:14 +0100141#define ID_PFR0_AMU_SHIFT U(20)
142#define ID_PFR0_AMU_LENGTH U(4)
143#define ID_PFR0_AMU_MASK U(0xf)
johpow01fa59c6f2020-10-02 13:41:11 -0500144#define ID_PFR0_AMU_NOT_SUPPORTED U(0x0)
145#define ID_PFR0_AMU_V1 U(0x1)
146#define ID_PFR0_AMU_V1P1 U(0x2)
Dimitris Papastamosdda48b02017-10-17 14:03:14 +0100147
Sathees Balya0911df12018-12-06 13:33:24 +0000148#define ID_PFR0_DIT_SHIFT U(24)
149#define ID_PFR0_DIT_LENGTH U(4)
150#define ID_PFR0_DIT_MASK U(0xf)
151#define ID_PFR0_DIT_SUPPORTED (U(1) << ID_PFR0_DIT_SHIFT)
152
Soby Mathewc6820d12016-05-09 17:49:55 +0100153/* ID_PFR1 definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100154#define ID_PFR1_VIRTEXT_SHIFT U(12)
155#define ID_PFR1_VIRTEXT_MASK U(0xf)
Soby Mathewc6820d12016-05-09 17:49:55 +0100156#define GET_VIRT_EXT(id) (((id) >> ID_PFR1_VIRTEXT_SHIFT) \
157 & ID_PFR1_VIRTEXT_MASK)
Antonio Nino Diazd29d21e2019-02-06 09:23:04 +0000158#define ID_PFR1_GENTIMER_SHIFT U(16)
159#define ID_PFR1_GENTIMER_MASK U(0xf)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100160#define ID_PFR1_GIC_SHIFT U(28)
161#define ID_PFR1_GIC_MASK U(0xf)
Javier Almansa Sobrinof3a4c542020-11-23 18:38:15 +0000162#define ID_PFR1_SEC_SHIFT U(4)
163#define ID_PFR1_SEC_MASK U(0xf)
164#define ID_PFR1_ELx_ENABLED U(1)
Soby Mathewc6820d12016-05-09 17:49:55 +0100165
166/* SCTLR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100167#define SCTLR_RES1_DEF ((U(1) << 23) | (U(1) << 22) | (U(1) << 4) | \
168 (U(1) << 3))
Etienne Carriere70a004b2017-11-05 22:56:03 +0100169#if ARM_ARCH_MAJOR == 7
170#define SCTLR_RES1 SCTLR_RES1_DEF
171#else
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100172#define SCTLR_RES1 (SCTLR_RES1_DEF | (U(1) << 11))
Etienne Carriere70a004b2017-11-05 22:56:03 +0100173#endif
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100174#define SCTLR_M_BIT (U(1) << 0)
175#define SCTLR_A_BIT (U(1) << 1)
176#define SCTLR_C_BIT (U(1) << 2)
177#define SCTLR_CP15BEN_BIT (U(1) << 5)
178#define SCTLR_ITD_BIT (U(1) << 7)
179#define SCTLR_Z_BIT (U(1) << 11)
180#define SCTLR_I_BIT (U(1) << 12)
181#define SCTLR_V_BIT (U(1) << 13)
182#define SCTLR_RR_BIT (U(1) << 14)
183#define SCTLR_NTWI_BIT (U(1) << 16)
184#define SCTLR_NTWE_BIT (U(1) << 18)
185#define SCTLR_WXN_BIT (U(1) << 19)
186#define SCTLR_UWXN_BIT (U(1) << 20)
187#define SCTLR_EE_BIT (U(1) << 25)
188#define SCTLR_TRE_BIT (U(1) << 28)
189#define SCTLR_AFE_BIT (U(1) << 29)
190#define SCTLR_TE_BIT (U(1) << 30)
Jeenu Viswambharanaa00aff2018-11-15 11:38:03 +0000191#define SCTLR_DSSBS_BIT (U(1) << 31)
johpow0174b7e442021-12-01 13:18:30 -0600192#define SCTLR_RESET_VAL (SCTLR_RES1 | SCTLR_NTWE_BIT | \
David Cunadofee86532017-04-13 22:38:29 +0100193 SCTLR_NTWI_BIT | SCTLR_CP15BEN_BIT)
Soby Mathewc6820d12016-05-09 17:49:55 +0100194
dp-arm595d0d52017-02-08 11:51:50 +0000195/* SDCR definitions */
196#define SDCR_SPD(x) ((x) << 14)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100197#define SDCR_SPD_LEGACY U(0x0)
198#define SDCR_SPD_DISABLE U(0x2)
199#define SDCR_SPD_ENABLE U(0x3)
Antonio Nino Diaz3fbd3f52019-02-18 16:55:43 +0000200#define SDCR_SCCD_BIT (U(1) << 23)
Manish V Badarkhe8ce33942021-07-18 02:26:27 +0100201#define SDCR_TTRF_BIT (U(1) << 19)
Alexei Fedorov9074dea2019-08-20 15:22:44 +0100202#define SDCR_SPME_BIT (U(1) << 17)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100203#define SDCR_RESET_VAL U(0x0)
Javier Almansa Sobrinof3a4c542020-11-23 18:38:15 +0000204#define SDCR_MTPME_BIT (U(1) << 28)
dp-arm595d0d52017-02-08 11:51:50 +0000205
Soby Mathewc6820d12016-05-09 17:49:55 +0100206/* HSCTLR definitions */
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000207#define HSCTLR_RES1 ((U(1) << 29) | (U(1) << 28) | (U(1) << 23) | \
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100208 (U(1) << 22) | (U(1) << 18) | (U(1) << 16) | \
209 (U(1) << 11) | (U(1) << 4) | (U(1) << 3))
210
211#define HSCTLR_M_BIT (U(1) << 0)
212#define HSCTLR_A_BIT (U(1) << 1)
213#define HSCTLR_C_BIT (U(1) << 2)
214#define HSCTLR_CP15BEN_BIT (U(1) << 5)
215#define HSCTLR_ITD_BIT (U(1) << 7)
216#define HSCTLR_SED_BIT (U(1) << 8)
217#define HSCTLR_I_BIT (U(1) << 12)
218#define HSCTLR_WXN_BIT (U(1) << 19)
219#define HSCTLR_EE_BIT (U(1) << 25)
220#define HSCTLR_TE_BIT (U(1) << 30)
Soby Mathewc6820d12016-05-09 17:49:55 +0100221
222/* CPACR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100223#define CPACR_FPEN(x) ((x) << 20)
Jimmy Brissoned202072020-08-04 16:18:52 -0500224#define CPACR_FP_TRAP_PL0 UL(0x1)
225#define CPACR_FP_TRAP_ALL UL(0x2)
226#define CPACR_FP_TRAP_NONE UL(0x3)
Soby Mathewc6820d12016-05-09 17:49:55 +0100227
228/* SCR definitions */
Jimmy Brissoned202072020-08-04 16:18:52 -0500229#define SCR_TWE_BIT (UL(1) << 13)
230#define SCR_TWI_BIT (UL(1) << 12)
231#define SCR_SIF_BIT (UL(1) << 9)
232#define SCR_HCE_BIT (UL(1) << 8)
233#define SCR_SCD_BIT (UL(1) << 7)
234#define SCR_NET_BIT (UL(1) << 6)
235#define SCR_AW_BIT (UL(1) << 5)
236#define SCR_FW_BIT (UL(1) << 4)
237#define SCR_EA_BIT (UL(1) << 3)
238#define SCR_FIQ_BIT (UL(1) << 2)
239#define SCR_IRQ_BIT (UL(1) << 1)
240#define SCR_NS_BIT (UL(1) << 0)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100241#define SCR_VALID_BIT_MASK U(0x33ff)
242#define SCR_RESET_VAL U(0x0)
Soby Mathewc6820d12016-05-09 17:49:55 +0100243
244#define GET_NS_BIT(scr) ((scr) & SCR_NS_BIT)
245
246/* HCR definitions */
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000247#define HCR_TGE_BIT (U(1) << 27)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100248#define HCR_AMO_BIT (U(1) << 5)
249#define HCR_IMO_BIT (U(1) << 4)
250#define HCR_FMO_BIT (U(1) << 3)
251#define HCR_RESET_VAL U(0x0)
Soby Mathewc6820d12016-05-09 17:49:55 +0100252
253/* CNTHCTL definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100254#define CNTHCTL_RESET_VAL U(0x0)
255#define PL1PCEN_BIT (U(1) << 1)
256#define PL1PCTEN_BIT (U(1) << 0)
Soby Mathewc6820d12016-05-09 17:49:55 +0100257
258/* CNTKCTL definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100259#define PL0PTEN_BIT (U(1) << 9)
260#define PL0VTEN_BIT (U(1) << 8)
261#define PL0PCTEN_BIT (U(1) << 0)
262#define PL0VCTEN_BIT (U(1) << 1)
263#define EVNTEN_BIT (U(1) << 2)
264#define EVNTDIR_BIT (U(1) << 3)
265#define EVNTI_SHIFT U(4)
266#define EVNTI_MASK U(0xf)
Soby Mathewc6820d12016-05-09 17:49:55 +0100267
268/* HCPTR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100269#define HCPTR_RES1 ((U(1) << 13) | (U(1) << 12) | U(0x3ff))
270#define TCPAC_BIT (U(1) << 31)
Chris Kaya5fde282021-05-26 11:58:23 +0100271#define TAM_SHIFT U(30)
272#define TAM_BIT (U(1) << TAM_SHIFT)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100273#define TTA_BIT (U(1) << 20)
Sandrine Bailleux6061c452018-07-13 10:04:12 +0200274#define TCP11_BIT (U(1) << 11)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100275#define TCP10_BIT (U(1) << 10)
David Cunadofee86532017-04-13 22:38:29 +0100276#define HCPTR_RESET_VAL HCPTR_RES1
277
Elyes Haouas2be03c02023-02-13 09:14:48 +0100278/* VTTBR definitions */
David Cunadofee86532017-04-13 22:38:29 +0100279#define VTTBR_RESET_VAL ULL(0x0)
280#define VTTBR_VMID_MASK ULL(0xff)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100281#define VTTBR_VMID_SHIFT U(48)
282#define VTTBR_BADDR_MASK ULL(0xffffffffffff)
283#define VTTBR_BADDR_SHIFT U(0)
David Cunadofee86532017-04-13 22:38:29 +0100284
285/* HDCR definitions */
Javier Almansa Sobrinof3a4c542020-11-23 18:38:15 +0000286#define HDCR_MTPME_BIT (U(1) << 28)
Alexei Fedorov9074dea2019-08-20 15:22:44 +0100287#define HDCR_HLP_BIT (U(1) << 26)
288#define HDCR_HPME_BIT (U(1) << 7)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100289#define HDCR_RESET_VAL U(0x0)
David Cunadofee86532017-04-13 22:38:29 +0100290
291/* HSTR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100292#define HSTR_RESET_VAL U(0x0)
David Cunadofee86532017-04-13 22:38:29 +0100293
294/* CNTHP_CTL definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100295#define CNTHP_CTL_RESET_VAL U(0x0)
Soby Mathewc6820d12016-05-09 17:49:55 +0100296
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000297/* NSACR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100298#define NSASEDIS_BIT (U(1) << 15)
299#define NSTRCDIS_BIT (U(1) << 20)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100300#define NSACR_CP11_BIT (U(1) << 11)
301#define NSACR_CP10_BIT (U(1) << 10)
302#define NSACR_IMP_DEF_MASK (U(0x7) << 16)
David Cunadofee86532017-04-13 22:38:29 +0100303#define NSACR_ENABLE_FP_ACCESS (NSACR_CP11_BIT | NSACR_CP10_BIT)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100304#define NSACR_RESET_VAL U(0x0)
Soby Mathewc6820d12016-05-09 17:49:55 +0100305
306/* CPACR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100307#define ASEDIS_BIT (U(1) << 31)
308#define TRCDIS_BIT (U(1) << 28)
309#define CPACR_CP11_SHIFT U(22)
310#define CPACR_CP10_SHIFT U(20)
311#define CPACR_ENABLE_FP_ACCESS ((U(0x3) << CPACR_CP11_SHIFT) |\
312 (U(0x3) << CPACR_CP10_SHIFT))
johpow0174b7e442021-12-01 13:18:30 -0600313#define CPACR_RESET_VAL U(0x0)
Soby Mathewc6820d12016-05-09 17:49:55 +0100314
315/* FPEXC definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100316#define FPEXC_RES1 ((U(1) << 10) | (U(1) << 9) | (U(1) << 8))
317#define FPEXC_EN_BIT (U(1) << 30)
David Cunadofee86532017-04-13 22:38:29 +0100318#define FPEXC_RESET_VAL FPEXC_RES1
Soby Mathewc6820d12016-05-09 17:49:55 +0100319
320/* SPSR/CPSR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100321#define SPSR_FIQ_BIT (U(1) << 0)
322#define SPSR_IRQ_BIT (U(1) << 1)
323#define SPSR_ABT_BIT (U(1) << 2)
324#define SPSR_AIF_SHIFT U(6)
325#define SPSR_AIF_MASK U(0x7)
Soby Mathewc6820d12016-05-09 17:49:55 +0100326
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100327#define SPSR_E_SHIFT U(9)
328#define SPSR_E_MASK U(0x1)
329#define SPSR_E_LITTLE U(0)
330#define SPSR_E_BIG U(1)
Soby Mathewc6820d12016-05-09 17:49:55 +0100331
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100332#define SPSR_T_SHIFT U(5)
333#define SPSR_T_MASK U(0x1)
334#define SPSR_T_ARM U(0)
335#define SPSR_T_THUMB U(1)
Soby Mathewc6820d12016-05-09 17:49:55 +0100336
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100337#define SPSR_MODE_SHIFT U(0)
338#define SPSR_MODE_MASK U(0x7)
Soby Mathewc6820d12016-05-09 17:49:55 +0100339
John Tsichritzis55534172019-07-23 11:12:41 +0100340#define SPSR_SSBS_BIT BIT_32(23)
341
Soby Mathewc6820d12016-05-09 17:49:55 +0100342#define DISABLE_ALL_EXCEPTIONS \
343 (SPSR_FIQ_BIT | SPSR_IRQ_BIT | SPSR_ABT_BIT)
344
Sathees Balya0911df12018-12-06 13:33:24 +0000345#define CPSR_DIT_BIT (U(1) << 21)
Soby Mathewc6820d12016-05-09 17:49:55 +0100346/*
347 * TTBCR definitions
348 */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100349#define TTBCR_EAE_BIT (U(1) << 31)
Soby Mathewc6820d12016-05-09 17:49:55 +0100350
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100351#define TTBCR_SH1_NON_SHAREABLE (U(0x0) << 28)
352#define TTBCR_SH1_OUTER_SHAREABLE (U(0x2) << 28)
353#define TTBCR_SH1_INNER_SHAREABLE (U(0x3) << 28)
Soby Mathewc6820d12016-05-09 17:49:55 +0100354
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100355#define TTBCR_RGN1_OUTER_NC (U(0x0) << 26)
356#define TTBCR_RGN1_OUTER_WBA (U(0x1) << 26)
357#define TTBCR_RGN1_OUTER_WT (U(0x2) << 26)
358#define TTBCR_RGN1_OUTER_WBNA (U(0x3) << 26)
Soby Mathewc6820d12016-05-09 17:49:55 +0100359
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100360#define TTBCR_RGN1_INNER_NC (U(0x0) << 24)
361#define TTBCR_RGN1_INNER_WBA (U(0x1) << 24)
362#define TTBCR_RGN1_INNER_WT (U(0x2) << 24)
363#define TTBCR_RGN1_INNER_WBNA (U(0x3) << 24)
Soby Mathewc6820d12016-05-09 17:49:55 +0100364
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100365#define TTBCR_EPD1_BIT (U(1) << 23)
366#define TTBCR_A1_BIT (U(1) << 22)
Soby Mathewc6820d12016-05-09 17:49:55 +0100367
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100368#define TTBCR_T1SZ_SHIFT U(16)
369#define TTBCR_T1SZ_MASK U(0x7)
370#define TTBCR_TxSZ_MIN U(0)
371#define TTBCR_TxSZ_MAX U(7)
Soby Mathewc6820d12016-05-09 17:49:55 +0100372
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100373#define TTBCR_SH0_NON_SHAREABLE (U(0x0) << 12)
374#define TTBCR_SH0_OUTER_SHAREABLE (U(0x2) << 12)
375#define TTBCR_SH0_INNER_SHAREABLE (U(0x3) << 12)
Soby Mathewc6820d12016-05-09 17:49:55 +0100376
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100377#define TTBCR_RGN0_OUTER_NC (U(0x0) << 10)
378#define TTBCR_RGN0_OUTER_WBA (U(0x1) << 10)
379#define TTBCR_RGN0_OUTER_WT (U(0x2) << 10)
380#define TTBCR_RGN0_OUTER_WBNA (U(0x3) << 10)
Soby Mathewc6820d12016-05-09 17:49:55 +0100381
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100382#define TTBCR_RGN0_INNER_NC (U(0x0) << 8)
383#define TTBCR_RGN0_INNER_WBA (U(0x1) << 8)
384#define TTBCR_RGN0_INNER_WT (U(0x2) << 8)
385#define TTBCR_RGN0_INNER_WBNA (U(0x3) << 8)
Soby Mathewc6820d12016-05-09 17:49:55 +0100386
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100387#define TTBCR_EPD0_BIT (U(1) << 7)
388#define TTBCR_T0SZ_SHIFT U(0)
389#define TTBCR_T0SZ_MASK U(0x7)
Soby Mathewc6820d12016-05-09 17:49:55 +0100390
Antonio Nino Diaz128de8d2018-08-07 19:59:49 +0100391/*
392 * HTCR definitions
393 */
394#define HTCR_RES1 ((U(1) << 31) | (U(1) << 23))
395
396#define HTCR_SH0_NON_SHAREABLE (U(0x0) << 12)
397#define HTCR_SH0_OUTER_SHAREABLE (U(0x2) << 12)
398#define HTCR_SH0_INNER_SHAREABLE (U(0x3) << 12)
399
400#define HTCR_RGN0_OUTER_NC (U(0x0) << 10)
401#define HTCR_RGN0_OUTER_WBA (U(0x1) << 10)
402#define HTCR_RGN0_OUTER_WT (U(0x2) << 10)
403#define HTCR_RGN0_OUTER_WBNA (U(0x3) << 10)
404
405#define HTCR_RGN0_INNER_NC (U(0x0) << 8)
406#define HTCR_RGN0_INNER_WBA (U(0x1) << 8)
407#define HTCR_RGN0_INNER_WT (U(0x2) << 8)
408#define HTCR_RGN0_INNER_WBNA (U(0x3) << 8)
409
410#define HTCR_T0SZ_SHIFT U(0)
411#define HTCR_T0SZ_MASK U(0x7)
412
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100413#define MODE_RW_SHIFT U(0x4)
414#define MODE_RW_MASK U(0x1)
415#define MODE_RW_32 U(0x1)
Soby Mathewc6820d12016-05-09 17:49:55 +0100416
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100417#define MODE32_SHIFT U(0)
418#define MODE32_MASK U(0x1f)
419#define MODE32_usr U(0x10)
420#define MODE32_fiq U(0x11)
421#define MODE32_irq U(0x12)
422#define MODE32_svc U(0x13)
423#define MODE32_mon U(0x16)
424#define MODE32_abt U(0x17)
425#define MODE32_hyp U(0x1a)
426#define MODE32_und U(0x1b)
427#define MODE32_sys U(0x1f)
Soby Mathewc6820d12016-05-09 17:49:55 +0100428
429#define GET_M32(mode) (((mode) >> MODE32_SHIFT) & MODE32_MASK)
430
John Powella5c66362020-03-20 14:21:05 -0500431#define SPSR_MODE32(mode, isa, endian, aif) \
432( \
433 ( \
434 (MODE_RW_32 << MODE_RW_SHIFT) | \
435 (((mode) & MODE32_MASK) << MODE32_SHIFT) | \
436 (((isa) & SPSR_T_MASK) << SPSR_T_SHIFT) | \
437 (((endian) & SPSR_E_MASK) << SPSR_E_SHIFT) | \
438 (((aif) & SPSR_AIF_MASK) << SPSR_AIF_SHIFT) \
439 ) & \
440 (~(SPSR_SSBS_BIT)) \
441)
Soby Mathewc6820d12016-05-09 17:49:55 +0100442
443/*
Isla Mitchellc4a1a072017-08-07 11:20:13 +0100444 * TTBR definitions
445 */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100446#define TTBR_CNP_BIT ULL(0x1)
Isla Mitchellc4a1a072017-08-07 11:20:13 +0100447
448/*
Soby Mathewc6820d12016-05-09 17:49:55 +0100449 * CTR definitions
450 */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100451#define CTR_CWG_SHIFT U(24)
452#define CTR_CWG_MASK U(0xf)
453#define CTR_ERG_SHIFT U(20)
454#define CTR_ERG_MASK U(0xf)
455#define CTR_DMINLINE_SHIFT U(16)
456#define CTR_DMINLINE_WIDTH U(4)
457#define CTR_DMINLINE_MASK ((U(1) << 4) - U(1))
458#define CTR_L1IP_SHIFT U(14)
459#define CTR_L1IP_MASK U(0x3)
460#define CTR_IMINLINE_SHIFT U(0)
461#define CTR_IMINLINE_MASK U(0xf)
Soby Mathewc6820d12016-05-09 17:49:55 +0100462
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100463#define MAX_CACHE_LINE_SIZE U(0x800) /* 2KB */
Soby Mathewc6820d12016-05-09 17:49:55 +0100464
David Cunado5f55e282016-10-31 17:37:34 +0000465/* PMCR definitions */
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100466#define PMCR_N_SHIFT U(11)
467#define PMCR_N_MASK U(0x1f)
David Cunado5f55e282016-10-31 17:37:34 +0000468#define PMCR_N_BITS (PMCR_N_MASK << PMCR_N_SHIFT)
Alexei Fedorov9074dea2019-08-20 15:22:44 +0100469#define PMCR_LP_BIT (U(1) << 7)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100470#define PMCR_LC_BIT (U(1) << 6)
471#define PMCR_DP_BIT (U(1) << 5)
Boyan Karatotev05504ba2023-02-15 13:21:50 +0000472#define PMCR_X_BIT (U(1) << 4)
473#define PMCR_C_BIT (U(1) << 2)
474#define PMCR_P_BIT (U(1) << 1)
475#define PMCR_E_BIT (U(1) << 0)
Alexei Fedorov9074dea2019-08-20 15:22:44 +0100476#define PMCR_RESET_VAL U(0x0)
David Cunado5f55e282016-10-31 17:37:34 +0000477
Soby Mathewc6820d12016-05-09 17:49:55 +0100478/*******************************************************************************
Antonio Nino Diazac998032017-02-27 17:23:54 +0000479 * Definitions of register offsets, fields and macros for CPU system
480 * instructions.
481 ******************************************************************************/
482
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100483#define TLBI_ADDR_SHIFT U(0)
484#define TLBI_ADDR_MASK U(0xFFFFF000)
Antonio Nino Diazac998032017-02-27 17:23:54 +0000485#define TLBI_ADDR(x) (((x) >> TLBI_ADDR_SHIFT) & TLBI_ADDR_MASK)
486
487/*******************************************************************************
Soby Mathewc6820d12016-05-09 17:49:55 +0100488 * Definitions of register offsets and fields in the CNTCTLBase Frame of the
489 * system level implementation of the Generic Timer.
490 ******************************************************************************/
Soby Mathew2d9f7952018-06-11 16:21:30 +0100491#define CNTCTLBASE_CNTFRQ U(0x0)
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100492#define CNTNSAR U(0x4)
Soby Mathewc6820d12016-05-09 17:49:55 +0100493#define CNTNSAR_NS_SHIFT(x) (x)
494
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100495#define CNTACR_BASE(x) (U(0x40) + ((x) << 2))
496#define CNTACR_RPCT_SHIFT U(0x0)
497#define CNTACR_RVCT_SHIFT U(0x1)
498#define CNTACR_RFRQ_SHIFT U(0x2)
499#define CNTACR_RVOFF_SHIFT U(0x3)
500#define CNTACR_RWVT_SHIFT U(0x4)
501#define CNTACR_RWPT_SHIFT U(0x5)
Soby Mathewc6820d12016-05-09 17:49:55 +0100502
Soby Mathew2d9f7952018-06-11 16:21:30 +0100503/*******************************************************************************
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000504 * Definitions of register offsets and fields in the CNTBaseN Frame of the
Soby Mathew2d9f7952018-06-11 16:21:30 +0100505 * system level implementation of the Generic Timer.
506 ******************************************************************************/
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000507/* Physical Count register. */
508#define CNTPCT_LO U(0x0)
509/* Counter Frequency register. */
510#define CNTBASEN_CNTFRQ U(0x10)
511/* Physical Timer CompareValue register. */
512#define CNTP_CVAL_LO U(0x20)
513/* Physical Timer Control register. */
514#define CNTP_CTL U(0x2c)
515
516/* Physical timer control register bit fields shifts and masks */
johpow0174b7e442021-12-01 13:18:30 -0600517#define CNTP_CTL_ENABLE_SHIFT 0
518#define CNTP_CTL_IMASK_SHIFT 1
519#define CNTP_CTL_ISTATUS_SHIFT 2
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000520
johpow0174b7e442021-12-01 13:18:30 -0600521#define CNTP_CTL_ENABLE_MASK U(1)
522#define CNTP_CTL_IMASK_MASK U(1)
523#define CNTP_CTL_ISTATUS_MASK U(1)
Soby Mathew2d9f7952018-06-11 16:21:30 +0100524
Soby Mathewc6820d12016-05-09 17:49:55 +0100525/* MAIR macros */
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000526#define MAIR0_ATTR_SET(attr, index) ((attr) << ((index) << U(3)))
527#define MAIR1_ATTR_SET(attr, index) ((attr) << (((index) - U(3)) << U(3)))
Soby Mathewc6820d12016-05-09 17:49:55 +0100528
529/* System register defines The format is: coproc, opt1, CRn, CRm, opt2 */
530#define SCR p15, 0, c1, c1, 0
531#define SCTLR p15, 0, c1, c0, 0
Etienne Carriere70a004b2017-11-05 22:56:03 +0100532#define ACTLR p15, 0, c1, c0, 1
dp-arm595d0d52017-02-08 11:51:50 +0000533#define SDCR p15, 0, c1, c3, 1
Soby Mathewc6820d12016-05-09 17:49:55 +0100534#define MPIDR p15, 0, c0, c0, 5
535#define MIDR p15, 0, c0, c0, 0
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000536#define HVBAR p15, 4, c12, c0, 0
Soby Mathewc6820d12016-05-09 17:49:55 +0100537#define VBAR p15, 0, c12, c0, 0
538#define MVBAR p15, 0, c12, c0, 1
539#define NSACR p15, 0, c1, c1, 2
540#define CPACR p15, 0, c1, c0, 2
541#define DCCIMVAC p15, 0, c7, c14, 1
542#define DCCMVAC p15, 0, c7, c10, 1
543#define DCIMVAC p15, 0, c7, c6, 1
544#define DCCISW p15, 0, c7, c14, 2
545#define DCCSW p15, 0, c7, c10, 2
546#define DCISW p15, 0, c7, c6, 2
547#define CTR p15, 0, c0, c0, 1
548#define CNTFRQ p15, 0, c14, c0, 0
Andre Przywara54d57912023-05-23 13:56:55 +0100549#define ID_MMFR3 p15, 0, c0, c1, 7
Antonio Nino Diazc326c342019-01-11 11:20:10 +0000550#define ID_MMFR4 p15, 0, c0, c2, 6
Manish V Badarkhef7ee0642021-07-07 16:27:10 +0100551#define ID_DFR0 p15, 0, c0, c1, 2
Javier Almansa Sobrinof3a4c542020-11-23 18:38:15 +0000552#define ID_DFR1 p15, 0, c0, c3, 5
Dimitris Papastamosdda48b02017-10-17 14:03:14 +0100553#define ID_PFR0 p15, 0, c0, c1, 0
Soby Mathewc6820d12016-05-09 17:49:55 +0100554#define ID_PFR1 p15, 0, c0, c1, 1
555#define MAIR0 p15, 0, c10, c2, 0
556#define MAIR1 p15, 0, c10, c2, 1
557#define TTBCR p15, 0, c2, c0, 2
558#define TTBR0 p15, 0, c2, c0, 0
559#define TTBR1 p15, 0, c2, c0, 1
560#define TLBIALL p15, 0, c8, c7, 0
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000561#define TLBIALLH p15, 4, c8, c7, 0
Soby Mathewc6820d12016-05-09 17:49:55 +0100562#define TLBIALLIS p15, 0, c8, c3, 0
563#define TLBIMVA p15, 0, c8, c7, 1
564#define TLBIMVAA p15, 0, c8, c7, 3
Antonio Nino Diazac998032017-02-27 17:23:54 +0000565#define TLBIMVAAIS p15, 0, c8, c3, 3
Antonio Nino Diaz128de8d2018-08-07 19:59:49 +0100566#define TLBIMVAHIS p15, 4, c8, c3, 1
Antonio Nino Diazac998032017-02-27 17:23:54 +0000567#define BPIALLIS p15, 0, c7, c1, 6
Dimitris Papastamos0a4cded2018-01-02 11:37:02 +0000568#define BPIALL p15, 0, c7, c5, 6
569#define ICIALLU p15, 0, c7, c5, 0
Soby Mathewc6820d12016-05-09 17:49:55 +0100570#define HSCTLR p15, 4, c1, c0, 0
571#define HCR p15, 4, c1, c1, 0
572#define HCPTR p15, 4, c1, c1, 2
David Cunadofee86532017-04-13 22:38:29 +0100573#define HSTR p15, 4, c1, c1, 3
Soby Mathewc6820d12016-05-09 17:49:55 +0100574#define CNTHCTL p15, 4, c14, c1, 0
Yatharth Kochar2694cba2016-11-14 12:00:41 +0000575#define CNTKCTL p15, 0, c14, c1, 0
Soby Mathewc6820d12016-05-09 17:49:55 +0100576#define VPIDR p15, 4, c0, c0, 0
577#define VMPIDR p15, 4, c0, c0, 5
578#define ISR p15, 0, c12, c1, 0
579#define CLIDR p15, 1, c0, c0, 1
580#define CSSELR p15, 2, c0, c0, 0
581#define CCSIDR p15, 1, c0, c0, 0
johpow0174b7e442021-12-01 13:18:30 -0600582#define CCSIDR2 p15, 1, c0, c0, 2
Antonio Nino Diaz128de8d2018-08-07 19:59:49 +0100583#define HTCR p15, 4, c2, c0, 2
584#define HMAIR0 p15, 4, c10, c2, 0
Douglas Raillard77414632018-08-21 12:54:45 +0100585#define ATS1CPR p15, 0, c7, c8, 0
586#define ATS1HR p15, 4, c7, c8, 0
Yatharth Kochara9f776c2016-11-10 16:17:51 +0000587#define DBGOSDLR p14, 0, c1, c3, 4
Soby Mathewc6820d12016-05-09 17:49:55 +0100588
David Cunado5f55e282016-10-31 17:37:34 +0000589/* Debug register defines. The format is: coproc, opt1, CRn, CRm, opt2 */
590#define HDCR p15, 4, c1, c1, 1
David Cunado5f55e282016-10-31 17:37:34 +0000591#define PMCR p15, 0, c9, c12, 0
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000592#define CNTHP_TVAL p15, 4, c14, c2, 0
David Cunadoc14b08e2016-11-25 00:21:59 +0000593#define CNTHP_CTL p15, 4, c14, c2, 1
David Cunado5f55e282016-10-31 17:37:34 +0000594
Etienne Carriere70a004b2017-11-05 22:56:03 +0100595/* AArch32 coproc registers for 32bit MMU descriptor support */
596#define PRRR p15, 0, c10, c2, 0
597#define NMRR p15, 0, c10, c2, 1
598#define DACR p15, 0, c3, c0, 0
599
Soby Mathewc6820d12016-05-09 17:49:55 +0100600/* GICv3 CPU Interface system register defines. The format is: coproc, opt1, CRn, CRm, opt2 */
601#define ICC_IAR1 p15, 0, c12, c12, 0
602#define ICC_IAR0 p15, 0, c12, c8, 0
603#define ICC_EOIR1 p15, 0, c12, c12, 1
604#define ICC_EOIR0 p15, 0, c12, c8, 1
605#define ICC_HPPIR1 p15, 0, c12, c12, 2
606#define ICC_HPPIR0 p15, 0, c12, c8, 2
607#define ICC_BPR1 p15, 0, c12, c12, 3
608#define ICC_BPR0 p15, 0, c12, c8, 3
609#define ICC_DIR p15, 0, c12, c11, 1
610#define ICC_PMR p15, 0, c4, c6, 0
611#define ICC_RPR p15, 0, c12, c11, 3
612#define ICC_CTLR p15, 0, c12, c12, 4
613#define ICC_MCTLR p15, 6, c12, c12, 4
614#define ICC_SRE p15, 0, c12, c12, 5
615#define ICC_HSRE p15, 4, c12, c9, 5
616#define ICC_MSRE p15, 6, c12, c12, 5
617#define ICC_IGRPEN0 p15, 0, c12, c12, 6
618#define ICC_IGRPEN1 p15, 0, c12, c12, 7
619#define ICC_MGRPEN1 p15, 6, c12, c12, 7
620
621/* 64 bit system register defines The format is: coproc, opt1, CRm */
622#define TTBR0_64 p15, 0, c2
623#define TTBR1_64 p15, 1, c2
624#define CNTVOFF_64 p15, 4, c14
625#define VTTBR_64 p15, 6, c2
626#define CNTPCT_64 p15, 0, c14
Antonio Nino Diaz128de8d2018-08-07 19:59:49 +0100627#define HTTBR_64 p15, 4, c2
Antonio Nino Diaz8257f5b2018-11-22 15:53:17 +0000628#define CNTHP_CVAL_64 p15, 6, c14
Douglas Raillard77414632018-08-21 12:54:45 +0100629#define PAR_64 p15, 0, c7
Soby Mathewc6820d12016-05-09 17:49:55 +0100630
631/* 64 bit GICv3 CPU Interface system register defines. The format is: coproc, opt1, CRm */
632#define ICC_SGI1R_EL1_64 p15, 0, c12
633#define ICC_ASGI1R_EL1_64 p15, 1, c12
634#define ICC_SGI0R_EL1_64 p15, 2, c12
635
Yann Gautier69508e92019-05-21 18:59:18 +0200636/* Fault registers. The format is: coproc, opt1, CRn, CRm, opt2 */
637#define DFSR p15, 0, c5, c0, 0
638#define IFSR p15, 0, c5, c0, 1
639#define DFAR p15, 0, c6, c0, 0
640#define IFAR p15, 0, c6, c0, 2
641
Isla Mitchell02c63072017-07-21 14:44:36 +0100642/*******************************************************************************
643 * Definitions of MAIR encodings for device and normal memory
644 ******************************************************************************/
645/*
646 * MAIR encodings for device memory attributes.
647 */
648#define MAIR_DEV_nGnRnE U(0x0)
649#define MAIR_DEV_nGnRE U(0x4)
650#define MAIR_DEV_nGRE U(0x8)
651#define MAIR_DEV_GRE U(0xc)
652
653/*
654 * MAIR encodings for normal memory attributes.
655 *
656 * Cache Policy
657 * WT: Write Through
658 * WB: Write Back
659 * NC: Non-Cacheable
660 *
661 * Transient Hint
662 * NTR: Non-Transient
663 * TR: Transient
664 *
665 * Allocation Policy
666 * RA: Read Allocate
667 * WA: Write Allocate
668 * RWA: Read and Write Allocate
669 * NA: No Allocation
670 */
671#define MAIR_NORM_WT_TR_WA U(0x1)
672#define MAIR_NORM_WT_TR_RA U(0x2)
673#define MAIR_NORM_WT_TR_RWA U(0x3)
674#define MAIR_NORM_NC U(0x4)
675#define MAIR_NORM_WB_TR_WA U(0x5)
676#define MAIR_NORM_WB_TR_RA U(0x6)
677#define MAIR_NORM_WB_TR_RWA U(0x7)
678#define MAIR_NORM_WT_NTR_NA U(0x8)
679#define MAIR_NORM_WT_NTR_WA U(0x9)
680#define MAIR_NORM_WT_NTR_RA U(0xa)
681#define MAIR_NORM_WT_NTR_RWA U(0xb)
682#define MAIR_NORM_WB_NTR_NA U(0xc)
683#define MAIR_NORM_WB_NTR_WA U(0xd)
684#define MAIR_NORM_WB_NTR_RA U(0xe)
685#define MAIR_NORM_WB_NTR_RWA U(0xf)
686
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100687#define MAIR_NORM_OUTER_SHIFT U(4)
Isla Mitchell02c63072017-07-21 14:44:36 +0100688
Antonio Nino Diaza3fbeaa2018-07-12 13:23:59 +0100689#define MAKE_MAIR_NORMAL_MEMORY(inner, outer) \
690 ((inner) | ((outer) << MAIR_NORM_OUTER_SHIFT))
Isla Mitchell02c63072017-07-21 14:44:36 +0100691
Douglas Raillard77414632018-08-21 12:54:45 +0100692/* PAR fields */
693#define PAR_F_SHIFT U(0)
694#define PAR_F_MASK ULL(0x1)
695#define PAR_ADDR_SHIFT U(12)
Yann Gautier812c3252018-09-20 15:48:52 +0200696#define PAR_ADDR_MASK (BIT_64(40) - ULL(1)) /* 40-bits-wide page address */
Douglas Raillard77414632018-08-21 12:54:45 +0100697
Dimitris Papastamosdda48b02017-10-17 14:03:14 +0100698/*******************************************************************************
johpow01fa59c6f2020-10-02 13:41:11 -0500699 * Definitions for system register interface to AMU for FEAT_AMUv1
Dimitris Papastamosdda48b02017-10-17 14:03:14 +0100700 ******************************************************************************/
701#define AMCR p15, 0, c13, c2, 0
702#define AMCFGR p15, 0, c13, c2, 1
703#define AMCGCR p15, 0, c13, c2, 2
704#define AMUSERENR p15, 0, c13, c2, 3
705#define AMCNTENCLR0 p15, 0, c13, c2, 4
706#define AMCNTENSET0 p15, 0, c13, c2, 5
707#define AMCNTENCLR1 p15, 0, c13, c3, 0
Joel Hutton0dcdd8d2017-12-21 15:21:20 +0000708#define AMCNTENSET1 p15, 0, c13, c3, 1
Dimitris Papastamosdda48b02017-10-17 14:03:14 +0100709
710/* Activity Monitor Group 0 Event Counter Registers */
711#define AMEVCNTR00 p15, 0, c0
712#define AMEVCNTR01 p15, 1, c0
713#define AMEVCNTR02 p15, 2, c0
714#define AMEVCNTR03 p15, 3, c0
715
716/* Activity Monitor Group 0 Event Type Registers */
717#define AMEVTYPER00 p15, 0, c13, c6, 0
718#define AMEVTYPER01 p15, 0, c13, c6, 1
719#define AMEVTYPER02 p15, 0, c13, c6, 2
720#define AMEVTYPER03 p15, 0, c13, c6, 3
721
Joel Hutton2691bc62017-12-12 15:47:55 +0000722/* Activity Monitor Group 1 Event Counter Registers */
723#define AMEVCNTR10 p15, 0, c4
724#define AMEVCNTR11 p15, 1, c4
725#define AMEVCNTR12 p15, 2, c4
726#define AMEVCNTR13 p15, 3, c4
727#define AMEVCNTR14 p15, 4, c4
728#define AMEVCNTR15 p15, 5, c4
729#define AMEVCNTR16 p15, 6, c4
730#define AMEVCNTR17 p15, 7, c4
731#define AMEVCNTR18 p15, 0, c5
732#define AMEVCNTR19 p15, 1, c5
733#define AMEVCNTR1A p15, 2, c5
734#define AMEVCNTR1B p15, 3, c5
735#define AMEVCNTR1C p15, 4, c5
736#define AMEVCNTR1D p15, 5, c5
737#define AMEVCNTR1E p15, 6, c5
738#define AMEVCNTR1F p15, 7, c5
739
740/* Activity Monitor Group 1 Event Type Registers */
741#define AMEVTYPER10 p15, 0, c13, c14, 0
742#define AMEVTYPER11 p15, 0, c13, c14, 1
743#define AMEVTYPER12 p15, 0, c13, c14, 2
744#define AMEVTYPER13 p15, 0, c13, c14, 3
745#define AMEVTYPER14 p15, 0, c13, c14, 4
746#define AMEVTYPER15 p15, 0, c13, c14, 5
747#define AMEVTYPER16 p15, 0, c13, c14, 6
748#define AMEVTYPER17 p15, 0, c13, c14, 7
749#define AMEVTYPER18 p15, 0, c13, c15, 0
750#define AMEVTYPER19 p15, 0, c13, c15, 1
751#define AMEVTYPER1A p15, 0, c13, c15, 2
752#define AMEVTYPER1B p15, 0, c13, c15, 3
753#define AMEVTYPER1C p15, 0, c13, c15, 4
754#define AMEVTYPER1D p15, 0, c13, c15, 5
755#define AMEVTYPER1E p15, 0, c13, c15, 6
756#define AMEVTYPER1F p15, 0, c13, c15, 7
757
Chris Kaya5fde282021-05-26 11:58:23 +0100758/* AMCNTENSET0 definitions */
759#define AMCNTENSET0_Pn_SHIFT U(0)
760#define AMCNTENSET0_Pn_MASK U(0xffff)
761
762/* AMCNTENSET1 definitions */
763#define AMCNTENSET1_Pn_SHIFT U(0)
764#define AMCNTENSET1_Pn_MASK U(0xffff)
765
766/* AMCNTENCLR0 definitions */
767#define AMCNTENCLR0_Pn_SHIFT U(0)
768#define AMCNTENCLR0_Pn_MASK U(0xffff)
769
770/* AMCNTENCLR1 definitions */
771#define AMCNTENCLR1_Pn_SHIFT U(0)
772#define AMCNTENCLR1_Pn_MASK U(0xffff)
773
johpow01fa59c6f2020-10-02 13:41:11 -0500774/* AMCR definitions */
Chris Kaya5fde282021-05-26 11:58:23 +0100775#define AMCR_CG1RZ_SHIFT U(17)
776#define AMCR_CG1RZ_BIT (ULL(1) << AMCR_CG1RZ_SHIFT)
johpow01fa59c6f2020-10-02 13:41:11 -0500777
Alexei Fedorov7e6306b2020-07-14 08:17:56 +0100778/* AMCFGR definitions */
779#define AMCFGR_NCG_SHIFT U(28)
780#define AMCFGR_NCG_MASK U(0xf)
781#define AMCFGR_N_SHIFT U(0)
782#define AMCFGR_N_MASK U(0xff)
783
784/* AMCGCR definitions */
Chris Kaya40141d2021-05-25 12:33:18 +0100785#define AMCGCR_CG0NC_SHIFT U(0)
786#define AMCGCR_CG0NC_MASK U(0xff)
Alexei Fedorov7e6306b2020-07-14 08:17:56 +0100787#define AMCGCR_CG1NC_SHIFT U(8)
788#define AMCGCR_CG1NC_MASK U(0xff)
789
Madhukar Pappireddy90d65322019-10-30 14:24:39 -0500790/*******************************************************************************
791 * Definitions for DynamicIQ Shared Unit registers
792 ******************************************************************************/
793#define CLUSTERPWRDN p15, 0, c15, c3, 6
794
795/* CLUSTERPWRDN register definitions */
796#define DSU_CLUSTER_PWR_OFF 0
797#define DSU_CLUSTER_PWR_ON 1
798#define DSU_CLUSTER_PWR_MASK U(1)
799
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +0000800#endif /* ARCH_H */