blob: 7d3d7e45c2228c9d6418d8018affb3f16ff87111 [file] [log] [blame]
Joel Huttona7c46872018-01-10 16:06:07 +00001/*
2 * Copyright (c) 2018, ARM Limited and Contributors. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6#include <arch.h>
7#include <asm_macros.S>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +00008#include <common/bl_common.h>
9#include <common/debug.h>
Joel Huttona7c46872018-01-10 16:06:07 +000010#include <cortex_helios.h>
11#include <cpu_macros.S>
Joel Huttona7c46872018-01-10 16:06:07 +000012#include <plat_macros.S>
13
14func cortex_helios_cpu_pwr_dwn
15 mrs x0, CORTEX_HELIOS_CPUPWRCTLR_EL1
16 orr x0, x0, #CORTEX_HELIOS_CPUPWRCTLR_EL1_CORE_PWRDN_BIT
17 msr CORTEX_HELIOS_CPUPWRCTLR_EL1, x0
18 isb
19 ret
20endfunc cortex_helios_cpu_pwr_dwn
21
Soby Mathew0980dce2018-09-17 04:34:35 +010022#if REPORT_ERRATA
23/*
24 * Errata printing function for Cortex Helios. Must follow AAPCS.
25 */
26func cortex_helios_errata_report
27 ret
28endfunc cortex_helios_errata_report
29#endif
30
31
Joel Huttona7c46872018-01-10 16:06:07 +000032.section .rodata.cortex_helios_regs, "aS"
33cortex_helios_regs: /* The ascii list of register names to be reported */
34 .asciz "cpuectlr_el1", ""
35
36func cortex_helios_cpu_reg_dump
37 adr x6, cortex_helios_regs
38 mrs x8, CORTEX_HELIOS_ECTLR_EL1
39 ret
40endfunc cortex_helios_cpu_reg_dump
41
42declare_cpu_ops cortex_helios, CORTEX_HELIOS_MIDR, \
43 CPU_NO_RESET_FUNC, \
44 cortex_helios_cpu_pwr_dwn