blob: 03fc118446682703f41945bdb9b1b8ab1e3dce00 [file] [log] [blame]
Etienne Carrieref2f7b912017-11-05 22:56:34 +01001/*
2 * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +00007#ifndef CORTEX_A7_H
8#define CORTEX_A7_H
Etienne Carrieref2f7b912017-11-05 22:56:34 +01009
10/*******************************************************************************
11 * Cortex-A7 midr with version/revision set to 0
12 ******************************************************************************/
13#define CORTEX_A7_MIDR 0x410FC070
14
15/*******************************************************************************
16 * CPU Auxiliary Control register specific definitions.
17 ******************************************************************************/
18#define CORTEX_A7_ACTLR_SMP_BIT (1 << 6)
19
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +000020#endif /* CORTEX_A7_H */