blob: 6beec5016e3f481a4f7ae7c5e4045f2939789d87 [file] [log] [blame]
Juan Castillofacdd1c2015-08-12 12:53:02 +01001/*
Roberto Vargas86a610e2017-07-26 14:37:56 +01002 * Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved.
Juan Castillofacdd1c2015-08-12 12:53:02 +01003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Juan Castillofacdd1c2015-08-12 12:53:02 +01005 */
6
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +00007#ifndef V2M_FLASH_H
8#define V2M_FLASH_H
Juan Castillofacdd1c2015-08-12 12:53:02 +01009
10#include <stdint.h>
11
12/* First bus cycle */
13#define NOR_CMD_READ_ARRAY 0xFF
14#define NOR_CMD_READ_ID_CODE 0x90
15#define NOR_CMD_READ_QUERY 0x98
16#define NOR_CMD_READ_STATUS_REG 0x70
17#define NOR_CMD_CLEAR_STATUS_REG 0x50
18#define NOR_CMD_WRITE_TO_BUFFER 0xE8
19#define NOR_CMD_WORD_PROGRAM 0x40
20#define NOR_CMD_BLOCK_ERASE 0x20
21#define NOR_CMD_LOCK_UNLOCK 0x60
Roberto Vargasea21edc2017-07-28 10:38:24 +010022#define NOR_CMD_BLOCK_ERASE_ACK 0xD0
Juan Castillofacdd1c2015-08-12 12:53:02 +010023
24/* Second bus cycle */
25#define NOR_LOCK_BLOCK 0x01
26#define NOR_UNLOCK_BLOCK 0xD0
27
28/* Status register bits */
29#define NOR_DWS (1 << 7)
30#define NOR_ESS (1 << 6)
31#define NOR_ES (1 << 5)
32#define NOR_PS (1 << 4)
33#define NOR_VPPS (1 << 3)
34#define NOR_PSS (1 << 2)
35#define NOR_BLS (1 << 1)
36#define NOR_BWS (1 << 0)
37
38/* Public API */
39void nor_send_cmd(uintptr_t base_addr, unsigned long cmd);
40int nor_word_program(uintptr_t base_addr, unsigned long data);
Roberto Vargas86a610e2017-07-26 14:37:56 +010041int nor_lock(uintptr_t base_addr);
42int nor_unlock(uintptr_t base_addr);
Roberto Vargasea21edc2017-07-28 10:38:24 +010043int nor_erase(uintptr_t base_addr);
Juan Castillofacdd1c2015-08-12 12:53:02 +010044
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +000045#endif /* V2M_FLASH_H*/