blob: d187f2e3456bc240e6bd8b0c1a13122336381a46 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Antonio Nino Diaze3962d02017-02-16 16:17:19 +00002 * Copyright (c) 2013-2017, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
Achin Gupta4f6ad662013-10-25 09:08:21 +010031#include <arch_helpers.h>
Juan Castilloa08a5e72015-05-19 11:54:12 +010032#include <auth_mod.h>
Yatharth Kochar71c9a5e2015-10-10 19:06:53 +010033#include <bl1.h>
Achin Gupta4f6ad662013-10-25 09:08:21 +010034#include <bl_common.h>
Antonio Nino Diaze3962d02017-02-16 16:17:19 +000035#include <console.h>
Dan Handley714a0d22014-04-09 13:13:04 +010036#include <debug.h>
Dan Handley2bd4ef22014-04-09 13:14:54 +010037#include <platform.h>
Dan Handleybcd60ba2014-04-17 18:53:42 +010038#include "bl2_private.h"
Achin Gupta4f6ad662013-10-25 09:08:21 +010039
Vikram Kanigirida567432014-04-15 18:08:08 +010040
Sandrine Bailleuxf841ef02014-06-24 14:19:36 +010041/*******************************************************************************
Sandrine Bailleuxf841ef02014-06-24 14:19:36 +010042 * The only thing to do in BL2 is to load further images and pass control to
Yatharth Kochar51f76f62016-09-12 16:10:33 +010043 * next BL. The memory occupied by BL2 will be reclaimed by BL3x stages. BL2
44 * runs entirely in S-EL1.
Sandrine Bailleuxf841ef02014-06-24 14:19:36 +010045 ******************************************************************************/
46void bl2_main(void)
47{
Yatharth Kochar51f76f62016-09-12 16:10:33 +010048 entry_point_info_t *next_bl_ep_info;
Sandrine Bailleuxf841ef02014-06-24 14:19:36 +010049
Dan Handley91b624e2014-07-29 17:14:00 +010050 NOTICE("BL2: %s\n", version_string);
51 NOTICE("BL2: %s\n", build_message);
52
Sandrine Bailleuxf841ef02014-06-24 14:19:36 +010053 /* Perform remaining generic architectural setup in S-EL1 */
54 bl2_arch_setup();
55
Juan Castillo9246ab82015-01-28 16:46:57 +000056#if TRUSTED_BOARD_BOOT
57 /* Initialize authentication module */
Juan Castilloa08a5e72015-05-19 11:54:12 +010058 auth_mod_init();
Juan Castillo9246ab82015-01-28 16:46:57 +000059#endif /* TRUSTED_BOARD_BOOT */
60
Yatharth Kochar51f76f62016-09-12 16:10:33 +010061 /* Load the subsequent bootloader images. */
62 next_bl_ep_info = bl2_load_images();
Andrew Thoelkea55566d2014-05-28 22:22:55 +010063
Yatharth Kochardafb2472016-06-30 14:52:12 +010064#ifdef AARCH32
65 /*
66 * For AArch32 state BL1 and BL2 share the MMU setup.
67 * Given that BL2 does not map BL1 regions, MMU needs
68 * to be disabled in order to go back to BL1.
69 */
70 disable_mmu_icache_secure();
71#endif /* AARCH32 */
72
Antonio Nino Diaze3962d02017-02-16 16:17:19 +000073 console_flush();
74
Achin Gupta4f6ad662013-10-25 09:08:21 +010075 /*
Yatharth Kochar51f76f62016-09-12 16:10:33 +010076 * Run next BL image via an SMC to BL1. Information on how to pass
77 * control to the BL32 (if present) and BL33 software images will
78 * be passed to next BL image as an argument.
Achin Gupta4f6ad662013-10-25 09:08:21 +010079 */
Yatharth Kochar51f76f62016-09-12 16:10:33 +010080 smc(BL1_SMC_RUN_IMAGE, (unsigned long)next_bl_ep_info, 0, 0, 0, 0, 0, 0);
Achin Gupta4f6ad662013-10-25 09:08:21 +010081}