blob: ad9d78565023cfe0190d0518c99ae14f2d06a06c [file] [log] [blame]
Achin Gupta7aea9082014-02-01 07:51:28 +00001/*
2 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
31#ifndef __CM_H__
32#define __CM_H__
33
Dan Handley2bd4ef22014-04-09 13:14:54 +010034#include <stdint.h>
Achin Gupta7aea9082014-02-01 07:51:28 +000035
Achin Gupta7aea9082014-02-01 07:51:28 +000036/*******************************************************************************
37 * Function & variable prototypes
38 ******************************************************************************/
39extern void cm_init(void);
40extern void *cm_get_context(uint64_t mpidr, uint32_t security_state);
41extern void cm_set_context(uint64_t mpidr,
42 void *context,
43 uint32_t security_state);
44extern void cm_el3_sysregs_context_save(uint32_t security_state);
45extern void cm_el3_sysregs_context_restore(uint32_t security_state);
46extern void cm_el1_sysregs_context_save(uint32_t security_state);
47extern void cm_el1_sysregs_context_restore(uint32_t security_state);
Jeenu Viswambharancaa84932014-02-06 10:36:15 +000048extern void cm_set_el3_eret_context(uint32_t security_state, uint64_t entrypoint,
49 uint32_t spsr, uint32_t scr);
Achin Gupta27b895e2014-05-04 18:38:28 +010050extern void cm_set_elr_el3(uint32_t security_state, uint64_t entrypoint);
51extern void cm_write_scr_el3_bit(uint32_t security_state,
52 uint32_t bit_pos,
53 uint32_t value);
Achin Gupta7aea9082014-02-01 07:51:28 +000054extern void cm_set_next_eret_context(uint32_t security_state);
Soby Mathew5e5c2072014-04-07 15:28:55 +010055extern void cm_init_pcpu_ptr_cache();
56extern void cm_set_pcpu_ptr_cache(const void *pcpu_ptr);
57extern void *cm_get_pcpu_ptr_cache(void);
Achin Gupta27b895e2014-05-04 18:38:28 +010058extern uint32_t cm_get_scr_el3(uint32_t security_state);
Achin Gupta7aea9082014-02-01 07:51:28 +000059#endif /* __CM_H__ */