blob: f16c4b5ae3a4354794a9d3e0b2f698852af275b3 [file] [log] [blame]
Achin Gupta4f6ad662013-10-25 09:08:21 +01001/*
Dan Handleye83b0ca2014-01-14 18:17:09 +00002 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
Achin Gupta4f6ad662013-10-25 09:08:21 +01003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30
31#ifndef __ARCH_HELPERS_H__
32#define __ARCH_HELPERS_H__
33
Dan Handley2bd4ef22014-04-09 13:14:54 +010034#include <cdefs.h> /* For __dead2 */
Achin Gupta4f6ad662013-10-25 09:08:21 +010035
Achin Gupta4f6ad662013-10-25 09:08:21 +010036
37/*******************************************************************************
Achin Guptaa0cd9892014-02-09 13:30:38 +000038 * Aarch64 translation tables manipulation helper prototypes
39 ******************************************************************************/
Dan Handleya17fefa2014-05-14 12:38:32 +010040unsigned long create_table_desc(unsigned long *next_table_ptr);
41unsigned long create_block_desc(unsigned long desc,
42 unsigned long addr,
43 unsigned int level);
44unsigned long create_device_block(unsigned long output_addr,
45 unsigned int level,
46 unsigned int ns);
47unsigned long create_romem_block(unsigned long output_addr,
48 unsigned int level,
49 unsigned int ns);
50unsigned long create_rwmem_block(unsigned long output_addr,
51 unsigned int level,
52 unsigned int ns);
Achin Guptaa0cd9892014-02-09 13:30:38 +000053
54/*******************************************************************************
Achin Gupta4f6ad662013-10-25 09:08:21 +010055 * TLB maintenance accessor prototypes
56 ******************************************************************************/
Dan Handleya17fefa2014-05-14 12:38:32 +010057void tlbialle1(void);
58void tlbialle1is(void);
59void tlbialle2(void);
60void tlbialle2is(void);
61void tlbialle3(void);
62void tlbialle3is(void);
63void tlbivmalle1(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +010064
65/*******************************************************************************
66 * Cache maintenance accessor prototypes
67 ******************************************************************************/
Dan Handleya17fefa2014-05-14 12:38:32 +010068void dcisw(unsigned long);
69void dccisw(unsigned long);
70void dccsw(unsigned long);
71void dccvac(unsigned long);
72void dcivac(unsigned long);
73void dccivac(unsigned long);
74void dccvau(unsigned long);
75void dczva(unsigned long);
76void flush_dcache_range(unsigned long, unsigned long);
77void inv_dcache_range(unsigned long, unsigned long);
78void dcsw_op_louis(unsigned int);
79void dcsw_op_all(unsigned int);
Achin Gupta4f6ad662013-10-25 09:08:21 +010080
Dan Handleya17fefa2014-05-14 12:38:32 +010081void disable_mmu_el3(void);
82void disable_mmu_icache_el3(void);
Andrew Thoelke438c63a2014-04-28 12:06:18 +010083
Achin Gupta4f6ad662013-10-25 09:08:21 +010084/*******************************************************************************
85 * Misc. accessor prototypes
86 ******************************************************************************/
Dan Handleya17fefa2014-05-14 12:38:32 +010087void enable_irq(void);
88void enable_fiq(void);
89void enable_serror(void);
90void enable_debug_exceptions(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +010091
Dan Handleya17fefa2014-05-14 12:38:32 +010092void disable_irq(void);
93void disable_fiq(void);
94void disable_serror(void);
95void disable_debug_exceptions(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +010096
Dan Handleya17fefa2014-05-14 12:38:32 +010097unsigned long read_id_pfr1_el1(void);
98unsigned long read_id_aa64pfr0_el1(void);
99unsigned long read_current_el(void);
100unsigned long read_daif(void);
101unsigned long read_spsr_el1(void);
102unsigned long read_spsr_el2(void);
103unsigned long read_spsr_el3(void);
104unsigned long read_elr_el1(void);
105unsigned long read_elr_el2(void);
106unsigned long read_elr_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100107
Dan Handleya17fefa2014-05-14 12:38:32 +0100108void write_daif(unsigned long);
109void write_spsr_el1(unsigned long);
110void write_spsr_el2(unsigned long);
111void write_spsr_el3(unsigned long);
112void write_elr_el1(unsigned long);
113void write_elr_el2(unsigned long);
114void write_elr_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100115
Dan Handleya17fefa2014-05-14 12:38:32 +0100116void wfi(void);
117void wfe(void);
118void rfe(void);
119void sev(void);
120void dsb(void);
121void isb(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100122
Dan Handleya17fefa2014-05-14 12:38:32 +0100123unsigned int get_afflvl_shift(unsigned int);
124unsigned int mpidr_mask_lower_afflvls(unsigned long, unsigned int);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100125
Dan Handleya17fefa2014-05-14 12:38:32 +0100126void __dead2 eret(unsigned long, unsigned long,
127 unsigned long, unsigned long,
128 unsigned long, unsigned long,
129 unsigned long, unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100130
Dan Handleya17fefa2014-05-14 12:38:32 +0100131void __dead2 smc(unsigned long, unsigned long,
132 unsigned long, unsigned long,
133 unsigned long, unsigned long,
134 unsigned long, unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100135
136/*******************************************************************************
137 * System register accessor prototypes
138 ******************************************************************************/
Dan Handleya17fefa2014-05-14 12:38:32 +0100139unsigned long read_midr(void);
140unsigned long read_mpidr(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100141
Dan Handleya17fefa2014-05-14 12:38:32 +0100142unsigned long read_scr(void);
143unsigned long read_hcr(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100144
Dan Handleya17fefa2014-05-14 12:38:32 +0100145unsigned long read_vbar_el1(void);
146unsigned long read_vbar_el2(void);
147unsigned long read_vbar_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100148
Dan Handleya17fefa2014-05-14 12:38:32 +0100149unsigned long read_sctlr_el1(void);
150unsigned long read_sctlr_el2(void);
151unsigned long read_sctlr_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100152
Dan Handleya17fefa2014-05-14 12:38:32 +0100153unsigned long read_actlr_el1(void);
154unsigned long read_actlr_el2(void);
155unsigned long read_actlr_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100156
Dan Handleya17fefa2014-05-14 12:38:32 +0100157unsigned long read_esr_el1(void);
158unsigned long read_esr_el2(void);
159unsigned long read_esr_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100160
Dan Handleya17fefa2014-05-14 12:38:32 +0100161unsigned long read_afsr0_el1(void);
162unsigned long read_afsr0_el2(void);
163unsigned long read_afsr0_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100164
Dan Handleya17fefa2014-05-14 12:38:32 +0100165unsigned long read_afsr1_el1(void);
166unsigned long read_afsr1_el2(void);
167unsigned long read_afsr1_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100168
Dan Handleya17fefa2014-05-14 12:38:32 +0100169unsigned long read_far_el1(void);
170unsigned long read_far_el2(void);
171unsigned long read_far_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100172
Dan Handleya17fefa2014-05-14 12:38:32 +0100173unsigned long read_mair_el1(void);
174unsigned long read_mair_el2(void);
175unsigned long read_mair_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100176
Dan Handleya17fefa2014-05-14 12:38:32 +0100177unsigned long read_amair_el1(void);
178unsigned long read_amair_el2(void);
179unsigned long read_amair_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100180
Dan Handleya17fefa2014-05-14 12:38:32 +0100181unsigned long read_rvbar_el1(void);
182unsigned long read_rvbar_el2(void);
183unsigned long read_rvbar_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100184
Dan Handleya17fefa2014-05-14 12:38:32 +0100185unsigned long read_rmr_el1(void);
186unsigned long read_rmr_el2(void);
187unsigned long read_rmr_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100188
Dan Handleya17fefa2014-05-14 12:38:32 +0100189unsigned long read_tcr_el1(void);
190unsigned long read_tcr_el2(void);
191unsigned long read_tcr_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100192
Dan Handleya17fefa2014-05-14 12:38:32 +0100193unsigned long read_ttbr0_el1(void);
194unsigned long read_ttbr0_el2(void);
195unsigned long read_ttbr0_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100196
Dan Handleya17fefa2014-05-14 12:38:32 +0100197unsigned long read_ttbr1_el1(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100198
Dan Handleya17fefa2014-05-14 12:38:32 +0100199unsigned long read_cptr_el2(void);
200unsigned long read_cptr_el3(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100201
Dan Handleya17fefa2014-05-14 12:38:32 +0100202unsigned long read_cpacr(void);
203unsigned long read_cpuectlr(void);
204unsigned int read_cntfrq_el0(void);
205unsigned int read_cntps_ctl_el1(void);
206unsigned int read_cntps_tval_el1(void);
207unsigned long read_cntps_cval_el1(void);
208unsigned long read_cntpct_el0(void);
209unsigned long read_cnthctl_el2(void);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100210
Dan Handleya17fefa2014-05-14 12:38:32 +0100211unsigned long read_tpidr_el3(void);
Soby Mathew5e5c2072014-04-07 15:28:55 +0100212
Dan Handleya17fefa2014-05-14 12:38:32 +0100213void write_scr(unsigned long);
214void write_hcr(unsigned long);
215void write_cpacr(unsigned long);
216void write_cntfrq_el0(unsigned int);
217void write_cntps_ctl_el1(unsigned int);
218void write_cntps_tval_el1(unsigned int);
219void write_cntps_cval_el1(unsigned long);
220void write_cnthctl_el2(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100221
Dan Handleya17fefa2014-05-14 12:38:32 +0100222void write_vbar_el1(unsigned long);
223void write_vbar_el2(unsigned long);
224void write_vbar_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100225
Dan Handleya17fefa2014-05-14 12:38:32 +0100226void write_sctlr_el1(unsigned long);
227void write_sctlr_el2(unsigned long);
228void write_sctlr_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100229
Dan Handleya17fefa2014-05-14 12:38:32 +0100230void write_actlr_el1(unsigned long);
231void write_actlr_el2(unsigned long);
232void write_actlr_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100233
Dan Handleya17fefa2014-05-14 12:38:32 +0100234void write_esr_el1(unsigned long);
235void write_esr_el2(unsigned long);
236void write_esr_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100237
Dan Handleya17fefa2014-05-14 12:38:32 +0100238void write_afsr0_el1(unsigned long);
239void write_afsr0_el2(unsigned long);
240void write_afsr0_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100241
Dan Handleya17fefa2014-05-14 12:38:32 +0100242void write_afsr1_el1(unsigned long);
243void write_afsr1_el2(unsigned long);
244void write_afsr1_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100245
Dan Handleya17fefa2014-05-14 12:38:32 +0100246void write_far_el1(unsigned long);
247void write_far_el2(unsigned long);
248void write_far_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100249
Dan Handleya17fefa2014-05-14 12:38:32 +0100250void write_mair_el1(unsigned long);
251void write_mair_el2(unsigned long);
252void write_mair_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100253
Dan Handleya17fefa2014-05-14 12:38:32 +0100254void write_amair_el1(unsigned long);
255void write_amair_el2(unsigned long);
256void write_amair_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100257
Dan Handleya17fefa2014-05-14 12:38:32 +0100258void write_rmr_el1(unsigned long);
259void write_rmr_el2(unsigned long);
260void write_rmr_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100261
Dan Handleya17fefa2014-05-14 12:38:32 +0100262void write_tcr_el1(unsigned long);
263void write_tcr_el2(unsigned long);
264void write_tcr_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100265
Dan Handleya17fefa2014-05-14 12:38:32 +0100266void write_ttbr0_el1(unsigned long);
267void write_ttbr0_el2(unsigned long);
268void write_ttbr0_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100269
Dan Handleya17fefa2014-05-14 12:38:32 +0100270void write_ttbr1_el1(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100271
Dan Handleya17fefa2014-05-14 12:38:32 +0100272void write_cpuectlr(unsigned long);
273void write_cptr_el2(unsigned long);
274void write_cptr_el3(unsigned long);
Achin Gupta4f6ad662013-10-25 09:08:21 +0100275
Dan Handleya17fefa2014-05-14 12:38:32 +0100276void write_tpidr_el3(unsigned long);
Soby Mathew5e5c2072014-04-07 15:28:55 +0100277
Sandrine Bailleux25232af2014-05-09 11:23:11 +0100278#define IS_IN_EL(x) \
279 (GET_EL(read_current_el()) == MODE_EL##x)
280
281#define IS_IN_EL1() IS_IN_EL(1)
282#define IS_IN_EL3() IS_IN_EL(3)
Achin Gupta4f6ad662013-10-25 09:08:21 +0100283
Soby Mathew5e5c2072014-04-07 15:28:55 +0100284
Achin Gupta4f6ad662013-10-25 09:08:21 +0100285#endif /* __ARCH_HELPERS_H__ */