blob: 42c9a43ea3fcbdbbd8ce06601f2fe08f90705e52 [file] [log] [blame]
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +00001/*
Zelalem Aweke173c6a22021-07-08 17:23:04 -05002 * Copyright (c) 2017-2021, Arm Limited and Contributors. All rights reserved.
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +00003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +00005 */
6
Antonio Nino Diaz50eb3742018-07-24 10:20:53 +01007#ifndef XLAT_TABLES_PRIVATE_H
8#define XLAT_TABLES_PRIVATE_H
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +00009
Antonio Nino Diaz5c97bd12018-08-02 09:57:29 +010010#include <stdbool.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000011
12#include <platform_def.h>
13
14#include <lib/xlat_tables/xlat_tables_defs.h>
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +000015
Antonio Nino Diazac998032017-02-27 17:23:54 +000016#if PLAT_XLAT_TABLES_DYNAMIC
17/*
Antonio Nino Diaz8643a812018-06-21 14:39:16 +010018 * Private shifts and masks to access fields of an mmap attribute
Antonio Nino Diazac998032017-02-27 17:23:54 +000019 */
20/* Dynamic or static */
Antonio Nino Diaz8643a812018-06-21 14:39:16 +010021#define MT_DYN_SHIFT U(31)
Antonio Nino Diazac998032017-02-27 17:23:54 +000022
23/*
24 * Memory mapping private attributes
25 *
Antonio Nino Diaz8643a812018-06-21 14:39:16 +010026 * Private attributes not exposed in the public header.
27 */
28
29/*
30 * Regions mapped before the MMU can't be unmapped dynamically (they are
31 * static) and regions mapped with MMU enabled can be unmapped. This
32 * behaviour can't be overridden.
33 *
34 * Static regions can overlap each other, dynamic regions can't.
Antonio Nino Diazac998032017-02-27 17:23:54 +000035 */
Antonio Nino Diaz8643a812018-06-21 14:39:16 +010036#define MT_STATIC (U(0) << MT_DYN_SHIFT)
37#define MT_DYNAMIC (U(1) << MT_DYN_SHIFT)
Antonio Nino Diazac998032017-02-27 17:23:54 +000038
Sandrine Bailleux33835542017-04-25 14:09:47 +010039#endif /* PLAT_XLAT_TABLES_DYNAMIC */
40
Antonio Nino Diaz50eb3742018-07-24 10:20:53 +010041extern uint64_t mmu_cfg_params[MMU_CFG_PARAM_MAX];
42
Zelalem Aweke173c6a22021-07-08 17:23:04 -050043/* Determine the physical address space encoded in the 'attr' parameter. */
44uint32_t xlat_arch_get_pas(uint32_t attr);
45
Antonio Nino Diazac998032017-02-27 17:23:54 +000046/*
Antonio Nino Diaz44d3c212018-07-05 08:11:48 +010047 * Return the execute-never mask that will prevent instruction fetch at the
48 * given translation regime.
49 */
50uint64_t xlat_arch_regime_get_xn_desc(int xlat_regime);
51
52/*
Douglas Raillard2d545792017-09-25 15:23:22 +010053 * Invalidate all TLB entries that match the given virtual address. This
54 * operation applies to all PEs in the same Inner Shareable domain as the PE
55 * that executes this function. This functions must be called for every
Antonio Nino Diazad5dc7f2018-07-11 09:46:45 +010056 * translation table entry that is modified. It only affects the specified
57 * translation regime.
Douglas Raillard2d545792017-09-25 15:23:22 +010058 *
59 * Note, however, that it is architecturally UNDEFINED to invalidate TLB entries
60 * pertaining to a higher exception level, e.g. invalidating EL3 entries from
61 * S-EL1.
Antonio Nino Diazac998032017-02-27 17:23:54 +000062 */
Antonio Nino Diazad5dc7f2018-07-11 09:46:45 +010063void xlat_arch_tlbi_va(uintptr_t va, int xlat_regime);
Antonio Nino Diazac998032017-02-27 17:23:54 +000064
65/*
66 * This function has to be called at the end of any code that uses the function
67 * xlat_arch_tlbi_va().
68 */
69void xlat_arch_tlbi_va_sync(void);
70
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +000071/* Print VA, PA, size and attributes of all regions in the mmap array. */
Antonio Nino Diaz50eb3742018-07-24 10:20:53 +010072void xlat_mmap_print(const mmap_region_t *mmap);
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +000073
74/*
75 * Print the current state of the translation tables by reading them from
76 * memory.
77 */
78void xlat_tables_print(xlat_ctx_t *ctx);
79
80/*
Antonio Nino Diazf1b84f62018-07-03 11:58:49 +010081 * Returns a block/page table descriptor for the given level and attributes.
82 */
83uint64_t xlat_desc(const xlat_ctx_t *ctx, uint32_t attr,
Antonio Nino Diaz50eb3742018-07-24 10:20:53 +010084 unsigned long long addr_pa, unsigned int level);
Antonio Nino Diazf1b84f62018-07-03 11:58:49 +010085
86/*
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +000087 * Architecture-specific initialization code.
88 */
Antonio Nino Diazefabaa92017-04-27 13:30:22 +010089
90/* Returns the current Exception Level. The returned EL must be 1 or higher. */
Antonio Nino Diaz50eb3742018-07-24 10:20:53 +010091unsigned int xlat_arch_current_el(void);
Antonio Nino Diazefabaa92017-04-27 13:30:22 +010092
93/*
Sandrine Bailleuxc5b63772017-05-31 13:31:48 +010094 * Return the maximum physical address supported by the hardware.
95 * This value depends on the execution state (AArch32/AArch64).
96 */
97unsigned long long xlat_arch_get_max_supported_pa(void);
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +000098
Antonio Nino Diazdcf9d922017-10-04 16:52:15 +010099/*
Antonio Nino Diaz5c97bd12018-08-02 09:57:29 +0100100 * Returns true if the MMU of the translation regime managed by the given
101 * xlat_ctx_t is enabled, false otherwise.
Antonio Nino Diazdcf9d922017-10-04 16:52:15 +0100102 */
Antonio Nino Diaz5c97bd12018-08-02 09:57:29 +0100103bool is_mmu_enabled_ctx(const xlat_ctx_t *ctx);
Antonio Nino Diaz233c7c12017-03-08 14:40:23 +0000104
Sathees Balya74155972019-01-25 11:36:01 +0000105/*
106 * Returns minimum virtual address space size supported by the architecture
107 */
108uintptr_t xlat_get_min_virt_addr_space_size(void);
109
Antonio Nino Diaz50eb3742018-07-24 10:20:53 +0100110#endif /* XLAT_TABLES_PRIVATE_H */