blob: f8bd37611901968b4fa3ad4f64734493539a1f61 [file] [log] [blame]
Lukas Hanel5258be12022-03-01 17:02:31 +01001/*
Chris Kay33bfc5e2023-02-14 11:30:04 +00002 * Copyright (c) 2022-2023, ARM Limited and Contributors. All rights reserved.
Lukas Hanel5258be12022-03-01 17:02:31 +01003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6#ifndef PLAT_LD_S
7#define PLAT_LD_S
8
9#include <lib/xlat_tables/xlat_tables_defs.h>
10
11MEMORY {
12 RAM2 (rw): ORIGIN = DDR2_SEC_BASE, LENGTH = DDR2_SEC_SIZE
13}
14
15SECTIONS
16{
Chris Kay33bfc5e2023-02-14 11:30:04 +000017 .ram2_region (NOLOAD) : {
18 *(.ram2_region)
Lukas Hanel5258be12022-03-01 17:02:31 +010019 }>RAM2
20}
21
22#endif /* PLAT_LD_S */