blob: c17ef9529300870054c35bf9184e71e7e1c55eb6 [file] [log] [blame]
Samuel Hollandb8566642017-08-12 04:07:39 -05001/*
2 * Copyright (c) 2017-2018, ARM Limited and Contributors. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +00007#ifndef SUNXI_DEF_H
8#define SUNXI_DEF_H
Samuel Hollandb8566642017-08-12 04:07:39 -05009
10/* Clock configuration */
11#define SUNXI_OSC24M_CLK_IN_HZ 24000000
12
13/* UART configuration */
14#define SUNXI_UART0_BAUDRATE 115200
15#define SUNXI_UART0_CLK_IN_HZ SUNXI_OSC24M_CLK_IN_HZ
16
Andre Przywara78dca1f2018-09-17 00:03:09 +010017#define SUNXI_SOC_A64 0x1689
18#define SUNXI_SOC_H5 0x1718
19#define SUNXI_SOC_H6 0x1728
Andre Przywarabafb5612020-11-24 11:07:10 +000020#define SUNXI_SOC_H616 0x1823
Icenowy Zheng61da7562021-07-22 09:41:16 +080021#define SUNXI_SOC_R329 0x1851
Andre Przywara78dca1f2018-09-17 00:03:09 +010022
Andre Przywaraabb7ce12020-09-25 16:42:06 +010023#define JEDEC_ALLWINNER_BKID 9U
24#define JEDEC_ALLWINNER_MFID 0x9eU
25
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +000026#endif /* SUNXI_DEF_H */