blob: cfde8ed90eeecb8c951cd00c293255795ccec956 [file] [log] [blame]
Yann Gautier66386952018-07-05 16:49:51 +02001// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2/*
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
4 * Author: Ludovic Barre <ludovic.barre@st.com> for STMicroelectronics.
5 */
Yann Gautier66386952018-07-05 16:49:51 +02006/dts-v1/;
Yann Gautier7b7e4bf2019-01-17 19:16:03 +01007
Yann Gautier66386952018-07-05 16:49:51 +02008#include "stm32mp157c-ed1.dts"
9
10/ {
Yann Gautier7b7e4bf2019-01-17 19:16:03 +010011 model = "STMicroelectronics STM32MP157C eval daughter on eval mother";
Yann Gautier66386952018-07-05 16:49:51 +020012 compatible = "st,stm32mp157c-ev1", "st,stm32mp157c-ed1", "st,stm32mp157";
13
14 chosen {
Yann Gautier7b7e4bf2019-01-17 19:16:03 +010015 stdout-path = "serial0:115200n8";
16 };
17
18 aliases {
19 serial1 = &usart3;
20 };
21};
22
23&fmc {
24 status = "okay";
25 #address-cells = <1>;
26 #size-cells = <0>;
27
28 nand: nand@0 {
29 reg = <0>;
30 nand-on-flash-bbt;
31 #address-cells = <1>;
32 #size-cells = <1>;
Yann Gautier66386952018-07-05 16:49:51 +020033 };
34};
35
Yann Gautier7b7e4bf2019-01-17 19:16:03 +010036&qspi {
37 pinctrl-names = "default";
38 pinctrl-0 = <&qspi_clk_pins_a &qspi_bk1_pins_a &qspi_bk2_pins_a>;
39 reg = <0x58003000 0x1000>, <0x70000000 0x4000000>;
40 #address-cells = <1>;
41 #size-cells = <0>;
42 status = "okay";
43
44 flash0: mx66l51235l@0 {
45 compatible = "jedec,spi-nor";
46 reg = <0>;
47 spi-rx-bus-width = <4>;
48 spi-max-frequency = <108000000>;
49 #address-cells = <1>;
50 #size-cells = <1>;
51 };
52
53 flash1: mx66l51235l@1 {
54 compatible = "jedec,spi-nor";
55 reg = <1>;
56 spi-rx-bus-width = <4>;
57 spi-max-frequency = <108000000>;
58 #address-cells = <1>;
59 #size-cells = <1>;
60 };
61};
62
Yann Gautier66386952018-07-05 16:49:51 +020063&usart3 {
64 pinctrl-names = "default";
65 pinctrl-0 = <&usart3_pins_a>;
Yann Gautier66386952018-07-05 16:49:51 +020066 status = "disabled";
67};