blob: f56fe35768155cfe94f866bd4746124414200f80 [file] [log] [blame]
Nariman Poushin0ece80f2018-02-26 06:52:04 +00001#
Vijayenthiran Subramaniam063bb732021-11-25 21:54:30 +05302# Copyright (c) 2018-2021, ARM Limited and Contributors. All rights reserved.
Nariman Poushin0ece80f2018-02-26 06:52:04 +00003#
4# SPDX-License-Identifier: BSD-3-Clause
5#
6
Chandni Cherukurid61a7052018-08-01 15:58:48 +05307CSS_USE_SCMI_SDS_DRIVER := 1
8
Nariman Poushin0ece80f2018-02-26 06:52:04 +00009CSS_ENT_BASE := plat/arm/css/sgi
10
Sughosh Ganu3f7e79d2018-05-16 18:48:56 +053011RAS_EXTENSION := 0
12
Sughosh Ganu3f7e79d2018-05-16 18:48:56 +053013SDEI_SUPPORT := 0
14
15EL3_EXCEPTION_HANDLING := 0
16
17HANDLE_EA_EL3_FIRST := 0
18
Vijayenthiran Subramaniambc489912019-12-26 17:45:58 +053019CSS_SGI_CHIP_COUNT := 1
20
Aditya Angadi06402222021-03-20 12:06:15 +053021CSS_SGI_PLATFORM_VARIANT := 0
22
Vijayenthiran Subramaniam063bb732021-11-25 21:54:30 +053023# Do not enable SVE
24ENABLE_SVE_FOR_NS := 0
25
Nariman Poushin0ece80f2018-02-26 06:52:04 +000026INTERCONNECT_SOURCES := ${CSS_ENT_BASE}/sgi_interconnect.c
27
28PLAT_INCLUDES += -I${CSS_ENT_BASE}/include
29
Alexei Fedorov84f1b5d2020-03-23 18:45:17 +000030# GIC-600 configuration
Andre Przywarae1cc1302020-03-25 15:50:38 +000031GICV3_SUPPORT_GIC600 := 1
Alexei Fedorov84f1b5d2020-03-23 18:45:17 +000032
33# Include GICv3 driver files
34include drivers/arm/gic/v3/gicv3.mk
Nariman Poushin0ece80f2018-02-26 06:52:04 +000035
Alexei Fedorov84f1b5d2020-03-23 18:45:17 +000036ENT_GIC_SOURCES := ${GICV3_SOURCES} \
37 plat/common/plat_gicv3.c \
38 plat/arm/common/arm_gicv3.c
Nariman Poushin0ece80f2018-02-26 06:52:04 +000039
Aditya Angadi502d0ac2020-11-18 08:27:15 +053040PLAT_BL_COMMON_SOURCES += ${CSS_ENT_BASE}/aarch64/sgi_helper.S
Nariman Poushin0ece80f2018-02-26 06:52:04 +000041
Aditya Angadi20b48412019-04-16 11:29:14 +053042BL1_SOURCES += ${INTERCONNECT_SOURCES} \
43 drivers/arm/sbsa/sbsa.c
Nariman Poushin0ece80f2018-02-26 06:52:04 +000044
Vijayenthiran Subramaniam22141b62018-10-25 22:20:24 +053045BL2_SOURCES += ${CSS_ENT_BASE}/sgi_image_load.c
Nariman Poushin0ece80f2018-02-26 06:52:04 +000046
Chandni Cherukuria3f66132018-08-10 11:17:58 +053047BL31_SOURCES += ${INTERCONNECT_SOURCES} \
Nariman Poushin0ece80f2018-02-26 06:52:04 +000048 ${ENT_GIC_SOURCES} \
49 ${CSS_ENT_BASE}/sgi_bl31_setup.c \
Chandni Cherukuria5d44ec2018-08-14 15:25:34 +053050 ${CSS_ENT_BASE}/sgi_topology.c
Nariman Poushin0ece80f2018-02-26 06:52:04 +000051
Sughosh Ganu18f513d2018-05-16 17:22:35 +053052ifeq (${RAS_EXTENSION},1)
53BL31_SOURCES += ${CSS_ENT_BASE}/sgi_ras.c
54endif
55
Deepak Pandeyb0971f92018-05-25 12:43:30 +053056ifneq (${RESET_TO_BL31},0)
Sandrine Bailleux1e32d322019-01-07 15:35:37 +010057 $(error "Using BL31 as the reset vector is not supported on ${PLAT} platform. \
Deepak Pandeyb0971f92018-05-25 12:43:30 +053058 Please set RESET_TO_BL31 to 0.")
59endif
60
Nariman Poushin0ece80f2018-02-26 06:52:04 +000061$(eval $(call add_define,SGI_PLAT))
62
Vijayenthiran Subramaniambc489912019-12-26 17:45:58 +053063$(eval $(call add_define,CSS_SGI_CHIP_COUNT))
64
Aditya Angadi06402222021-03-20 12:06:15 +053065$(eval $(call add_define,CSS_SGI_PLATFORM_VARIANT))
66
Nariman Poushin0ece80f2018-02-26 06:52:04 +000067override CSS_LOAD_SCP_IMAGES := 0
68override NEED_BL2U := no
69override ARM_BL31_IN_DRAM := 1
Sudipto Paulc4510102018-04-16 17:46:50 +053070override ARM_PLAT_MT := 1
Pranav Madhu4c474322021-04-20 12:01:46 +053071override PSCI_EXTENDED_STATE_ID := 1
72override ARM_RECOM_STATE_ID_ENC := 1
Nariman Poushin0ece80f2018-02-26 06:52:04 +000073
74# System coherency is managed in hardware
75HW_ASSISTED_COHERENCY := 1
76
77# When building for systems with hardware-assisted coherency, there's no need to
78# use USE_COHERENT_MEM. Require that USE_COHERENT_MEM must be set to 0 too.
79USE_COHERENT_MEM := 0
80
81include plat/arm/common/arm_common.mk
82include plat/arm/css/common/css_common.mk
83include plat/arm/soc/common/soc_css.mk
84include plat/arm/board/common/board_common.mk