blob: 471b1cc60095d952cebda208baf02fabde9363f8 [file] [log] [blame]
Soren Brinkmann76fcae32016-03-06 20:16:27 -08001/*
2 * Copyright (c) 2013-2016, ARM Limited and Contributors. All rights reserved.
3 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Soren Brinkmann76fcae32016-03-06 20:16:27 -08005 */
6
7#include <assert.h>
Soren Brinkmann76fcae32016-03-06 20:16:27 -08008#include <bl31.h>
Isla Mitchelle3631462017-07-14 10:46:32 +01009#include <bl_common.h>
Soren Brinkmann76fcae32016-03-06 20:16:27 -080010#include <console.h>
11#include <debug.h>
12#include <errno.h>
13#include <plat_arm.h>
14#include <platform.h>
15#include "zynqmp_private.h"
16
Soren Brinkmann6d1ba582016-07-08 14:45:14 -070017#define BL31_END (unsigned long)(&__BL31_END__)
Soren Brinkmann76fcae32016-03-06 20:16:27 -080018
Soren Brinkmann76fcae32016-03-06 20:16:27 -080019static entry_point_info_t bl32_image_ep_info;
20static entry_point_info_t bl33_image_ep_info;
21
22/*
23 * Return a pointer to the 'entry_point_info' structure of the next image for
24 * the security state specified. BL33 corresponds to the non-secure image type
25 * while BL32 corresponds to the secure image type. A NULL pointer is returned
26 * if the image does not exist.
27 */
28entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t type)
29{
30 assert(sec_state_is_valid(type));
31
32 if (type == NON_SECURE)
33 return &bl33_image_ep_info;
34
35 return &bl32_image_ep_info;
36}
37
38/*
Alistair Francisb8d474f2017-11-30 16:21:21 -080039 * Set the build time defaults. We want to do this when doing a JTAG boot
40 * or if we can't find any other config data.
41 */
42static inline void bl31_set_default_config(void)
43{
44 bl32_image_ep_info.pc = BL32_BASE;
45 bl32_image_ep_info.spsr = arm_get_spsr_for_bl32_entry();
46 bl33_image_ep_info.pc = plat_get_ns_image_entrypoint();
47 bl33_image_ep_info.spsr = SPSR_64(MODE_EL2, MODE_SP_ELX,
48 DISABLE_ALL_EXCEPTIONS);
49}
50
51/*
Soren Brinkmann76fcae32016-03-06 20:16:27 -080052 * Perform any BL31 specific platform actions. Here is an opportunity to copy
53 * parameters passed by the calling EL (S-EL1 in BL2 & S-EL3 in BL1) before they
54 * are lost (potentially). This needs to be done before the MMU is initialized
55 * so that the memory layout can be used while creating page tables.
56 */
57void bl31_early_platform_setup(bl31_params_t *from_bl2,
58 void *plat_params_from_bl2)
59{
60 /* Initialize the console to provide early debug support */
Soren Brinkmann99c0d7b2016-06-10 09:57:14 -070061 console_init(ZYNQMP_UART_BASE, zynqmp_get_uart_clk(),
Soren Brinkmann76fcae32016-03-06 20:16:27 -080062 ZYNQMP_UART_BAUDRATE);
63
64 /* Initialize the platform config for future decision making */
65 zynqmp_config_setup();
66
67 /* There are no parameters from BL2 if BL31 is a reset vector */
68 assert(from_bl2 == NULL);
69 assert(plat_params_from_bl2 == NULL);
70
71 /*
72 * Do initial security configuration to allow DRAM/device access. On
73 * Base ZYNQMP only DRAM security is programmable (via TrustZone), but
74 * other platforms might have more programmable security devices
75 * present.
76 */
77
Michal Simekef8f5592015-06-15 14:22:50 +020078 /* Populate common information for BL32 and BL33 */
Soren Brinkmann76fcae32016-03-06 20:16:27 -080079 SET_PARAM_HEAD(&bl32_image_ep_info, PARAM_EP, VERSION_1, 0);
80 SET_SECURITY_STATE(bl32_image_ep_info.h.attr, SECURE);
Soren Brinkmann76fcae32016-03-06 20:16:27 -080081 SET_PARAM_HEAD(&bl33_image_ep_info, PARAM_EP, VERSION_1, 0);
Soren Brinkmann76fcae32016-03-06 20:16:27 -080082 SET_SECURITY_STATE(bl33_image_ep_info.h.attr, NON_SECURE);
83
Michal Simekef8f5592015-06-15 14:22:50 +020084 if (zynqmp_get_bootmode() == ZYNQMP_BOOTMODE_JTAG) {
Alistair Francisb8d474f2017-11-30 16:21:21 -080085 bl31_set_default_config();
Michal Simekef8f5592015-06-15 14:22:50 +020086 } else {
87 /* use parameters from FSBL */
Siva Durga Prasad Paladugu8f499722018-05-17 15:17:46 +053088 enum fsbl_handoff ret = fsbl_atf_handover(&bl32_image_ep_info,
89 &bl33_image_ep_info);
Alistair Francisb8d474f2017-11-30 16:21:21 -080090 if (ret == FSBL_HANDOFF_NO_STRUCT)
91 bl31_set_default_config();
92 else if (ret != FSBL_HANDOFF_SUCCESS)
Siva Durga Prasad Paladugu8f499722018-05-17 15:17:46 +053093 panic();
Michal Simekef8f5592015-06-15 14:22:50 +020094 }
95
96 NOTICE("BL31: Secure code at 0x%lx\n", bl32_image_ep_info.pc);
Soren Brinkmann76fcae32016-03-06 20:16:27 -080097 NOTICE("BL31: Non secure code at 0x%lx\n", bl33_image_ep_info.pc);
98}
99
Naga Sureshkumar Rellicf4e7142016-07-01 12:46:43 +0530100/* Enable the test setup */
101#ifndef ZYNQMP_TESTING
102static void zynqmp_testing_setup(void) { }
103#else
104static void zynqmp_testing_setup(void)
105{
106 uint32_t actlr_el3, actlr_el2;
107
108 /* Enable CPU ACTLR AND L2ACTLR RW access from non-secure world */
109 actlr_el3 = read_actlr_el3();
110 actlr_el2 = read_actlr_el2();
111
112 actlr_el3 |= ACTLR_EL3_L2ACTLR_BIT | ACTLR_EL3_CPUACTLR_BIT;
113 actlr_el2 |= ACTLR_EL3_L2ACTLR_BIT | ACTLR_EL3_CPUACTLR_BIT;
114 write_actlr_el3(actlr_el3);
115 write_actlr_el2(actlr_el2);
116}
117#endif
118
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800119void bl31_platform_setup(void)
120{
121 /* Initialize the gic cpu and distributor interfaces */
122 plat_arm_gic_driver_init();
123 plat_arm_gic_init();
Naga Sureshkumar Rellicf4e7142016-07-01 12:46:43 +0530124 zynqmp_testing_setup();
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800125}
126
127void bl31_plat_runtime_setup(void)
128{
129}
130
131/*
Sandrine Bailleux4a1267a2016-05-18 16:11:47 +0100132 * Perform the very early platform specific architectural setup here.
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800133 */
134void bl31_plat_arch_setup(void)
135{
136 plat_arm_interconnect_init();
137 plat_arm_interconnect_enter_coherency();
138
Soren Brinkmann6d1ba582016-07-08 14:45:14 -0700139 arm_setup_page_tables(BL31_BASE,
140 BL31_END - BL31_BASE,
141 BL_CODE_BASE,
Masahiro Yamada51bef612017-01-18 02:10:08 +0900142 BL_CODE_END,
Soren Brinkmann6d1ba582016-07-08 14:45:14 -0700143 BL_RO_DATA_BASE,
Masahiro Yamada51bef612017-01-18 02:10:08 +0900144 BL_RO_DATA_END,
Masahiro Yamada0fac5af2016-12-28 16:11:41 +0900145 BL_COHERENT_RAM_BASE,
146 BL_COHERENT_RAM_END);
Sandrine Bailleux4a1267a2016-05-18 16:11:47 +0100147 enable_mmu_el3(0);
Soren Brinkmann76fcae32016-03-06 20:16:27 -0800148}