blob: e41b1ca0aa1adf166468b1238fcc41e82b2eed1b [file] [log] [blame]
Dan Handley9df48042015-03-19 18:58:55 +00001/*
Soby Mathew7d5a2e72018-01-10 15:59:31 +00002 * Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
Dan Handley9df48042015-03-19 18:58:55 +00003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Dan Handley9df48042015-03-19 18:58:55 +00005 */
6
7#include <bl_common.h>
Sandrine Bailleux03897bb2015-11-26 16:31:34 +00008#include <css_def.h>
Dan Handley9df48042015-03-19 18:58:55 +00009#include <debug.h>
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000010#include <mmio.h>
11#include <plat_arm.h>
12#include <string.h>
Scott Brandenbf404c02017-04-10 11:45:52 -070013#include <utils.h>
Soby Mathew73b7bf92017-05-03 12:58:41 +010014#include "../drivers/scp/css_scp.h"
Dan Handley9df48042015-03-19 18:58:55 +000015
16/* Weak definition may be overridden in specific CSS based platform */
Yatharth Kocharf9a0f162016-09-13 17:07:57 +010017#pragma weak plat_arm_bl2_handle_scp_bl2
Dan Handley9df48042015-03-19 18:58:55 +000018
19/*******************************************************************************
Juan Castilloa72b6472015-12-10 15:49:17 +000020 * Transfer SCP_BL2 from Trusted RAM using the SCP Download protocol.
Dan Handley9df48042015-03-19 18:58:55 +000021 * Return 0 on success, -1 otherwise.
22 ******************************************************************************/
Yatharth Kocharf9a0f162016-09-13 17:07:57 +010023int plat_arm_bl2_handle_scp_bl2(image_info_t *scp_bl2_image_info)
Dan Handley9df48042015-03-19 18:58:55 +000024{
25 int ret;
26
Juan Castilloa72b6472015-12-10 15:49:17 +000027 INFO("BL2: Initiating SCP_BL2 transfer to SCP\n");
Sandrine Bailleux04b66d82015-03-18 14:52:53 +000028
Soby Mathew73b7bf92017-05-03 12:58:41 +010029 ret = css_scp_boot_image_xfer((void *)scp_bl2_image_info->image_base,
Juan Castilloa72b6472015-12-10 15:49:17 +000030 scp_bl2_image_info->image_size);
Dan Handley9df48042015-03-19 18:58:55 +000031
32 if (ret == 0)
Soby Mathew73b7bf92017-05-03 12:58:41 +010033 ret = css_scp_boot_ready();
34
35 if (ret == 0)
Juan Castilloa72b6472015-12-10 15:49:17 +000036 INFO("BL2: SCP_BL2 transferred to SCP\n");
Dan Handley9df48042015-03-19 18:58:55 +000037 else
Juan Castilloa72b6472015-12-10 15:49:17 +000038 ERROR("BL2: SCP_BL2 transfer failure\n");
Dan Handley9df48042015-03-19 18:58:55 +000039
40 return ret;
41}
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000042
Soby Mathew1ced6b82017-06-12 12:37:10 +010043#if !CSS_USE_SCMI_SDS_DRIVER
Soby Mathewe9263d02017-11-15 12:05:28 +000044# if defined(EL3_PAYLOAD_BASE) || JUNO_AARCH32_EL3_RUNTIME
Soby Mathew1ced6b82017-06-12 12:37:10 +010045
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000046/*
47 * We need to override some of the platform functions when booting an EL3
Soby Mathewe9263d02017-11-15 12:05:28 +000048 * payload or SP_MIN on Juno AArch32. This needs to be done only for
49 * SCPI/BOM SCP systems as in case of SDS, the structures remain in memory and
50 * don't need to be overwritten.
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000051 */
52
53static unsigned int scp_boot_config;
54
Soby Mathew7d5a2e72018-01-10 15:59:31 +000055void bl2_early_platform_setup2(u_register_t arg0, u_register_t arg1,
56 u_register_t arg2, u_register_t arg3)
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000057{
Soby Mathew7d5a2e72018-01-10 15:59:31 +000058 arm_bl2_early_platform_setup((uintptr_t)arg0, (meminfo_t *)arg1);
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000059
Juan Castilloa72b6472015-12-10 15:49:17 +000060 /* Save SCP Boot config before it gets overwritten by SCP_BL2 loading */
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000061 scp_boot_config = mmio_read_32(SCP_BOOT_CFG_ADDR);
62 VERBOSE("BL2: Saved SCP Boot config = 0x%x\n", scp_boot_config);
63}
64
65void bl2_platform_setup(void)
66{
67 arm_bl2_platform_setup();
68
69 /*
70 * Before releasing the AP cores out of reset, the SCP writes some data
71 * at the beginning of the Trusted SRAM. It is is overwritten before
72 * reaching this function. We need to restore this data, as if the
73 * target had just come out of reset. This implies:
Roberto Vargas0b52e782017-08-30 08:24:48 +010074 * - zeroing the first 128 bytes of Trusted SRAM using zeromem instead
75 * of zero_normalmem since this is device memory.
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000076 * - restoring the SCP boot configuration.
77 */
78 VERBOSE("BL2: Restoring SCP reset data in Trusted SRAM\n");
Roberto Vargas0b52e782017-08-30 08:24:48 +010079 zeromem((void *) ARM_SHARED_RAM_BASE, 128);
Sandrine Bailleux03897bb2015-11-26 16:31:34 +000080 mmio_write_32(SCP_BOOT_CFG_ADDR, scp_boot_config);
81}
Soby Mathew1ced6b82017-06-12 12:37:10 +010082
83# endif /* EL3_PAYLOAD_BASE */
84
85#endif /* CSS_USE_SCMI_SDS_DRIVER */