blob: db0c10347d06be39b1204744a4bf9cd054659e4f [file] [log] [blame]
Loh Tien Hock59400a42019-02-04 16:17:24 +08001/*
2 * Copyright (c) 2019, Intel Corporation. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#ifndef __PLATFORM_PRIVATE_H__
8#define __PLATFORM_PRIVATE_H__
9#include <common/bl_common.h>
10
11/*******************************************************************************
12 * Function and variable prototypes
13 ******************************************************************************/
14void plat_configure_mmu_el3(unsigned long total_base,
15 unsigned long total_size,
16 unsigned long ro_start,
17 unsigned long ro_limit,
18 unsigned long coh_start,
19 unsigned long coh_limit);
20
21
22void plat_configure_mmu_el1(unsigned long total_base,
23 unsigned long total_size,
24 unsigned long ro_start,
25 unsigned long ro_limit,
26 unsigned long coh_start,
27 unsigned long coh_limit);
28
29void plat_gic_driver_init(void);
30
31void plat_arm_gic_init(void);
32
33void plat_delay_timer_init(void);
34
35unsigned long plat_get_ns_image_entrypoint(void);
36
37uint32_t plat_get_spsr_for_bl32_entry(void);
38
39uint32_t plat_get_spsr_for_bl33_entry(void);
40
41#endif /* __PLATFORM_PRIVATE_H__ */