blob: c8a6772c0776616f596d355f036ec0e5c6fdcfa3 [file] [log] [blame]
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +00001/*
Carlo Caione49488322019-08-24 17:28:23 +01002 * Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +00003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#include <assert.h>
Carlo Caione49488322019-08-24 17:28:23 +01008#include <crypto/sha_dma.h>
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +00009#include <lib/mmio.h>
10#include <plat/common/platform.h>
11#include <platform_def.h>
12#include <string.h>
13
Carlo Caione49488322019-08-24 17:28:23 +010014#include "aml_private.h"
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000015
16#define SIZE_SHIFT 20
17#define SIZE_MASK 0x1FF
Remi Pommarel1a13b222019-03-28 20:55:13 +010018#define SIZE_FWBLK 0x200UL
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000019
20/*
21 * Note: The Amlogic SCP firmware uses the legacy SCPI protocol.
22 */
23#define SCPI_CMD_SET_CSS_POWER_STATE 0x04
24#define SCPI_CMD_SET_SYS_POWER_STATE 0x08
25
26#define SCPI_CMD_JTAG_SET_STATE 0xC0
27#define SCPI_CMD_EFUSE_READ 0xC2
Carlo Caionef7c4f9b2019-09-16 12:13:49 +010028#define SCPI_CMD_CHIP_ID 0xC6
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000029
Remi Pommarel1a13b222019-03-28 20:55:13 +010030#define SCPI_CMD_COPY_FW 0xd4
31#define SCPI_CMD_SET_FW_ADDR 0xd3
32#define SCPI_CMD_FW_SIZE 0xd2
33
Carlo Caione7bb83022019-08-28 10:08:24 +010034static inline uint32_t aml_scpi_cmd(uint32_t command, uint32_t size)
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000035{
36 return command | (size << SIZE_SHIFT);
37}
38
Carlo Caione7bb83022019-08-28 10:08:24 +010039static void aml_scpi_secure_message_send(uint32_t command, uint32_t size)
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000040{
Carlo Caione7bb83022019-08-28 10:08:24 +010041 aml_mhu_secure_message_send(aml_scpi_cmd(command, size));
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000042}
43
Carlo Caione7bb83022019-08-28 10:08:24 +010044static uint32_t aml_scpi_secure_message_receive(void **message_out, size_t *size_out)
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000045{
Carlo Caione9c85f252019-08-28 09:46:18 +010046 uint32_t response = aml_mhu_secure_message_wait();
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000047
48 size_t size = (response >> SIZE_SHIFT) & SIZE_MASK;
49
50 response &= ~(SIZE_MASK << SIZE_SHIFT);
51
52 if (size_out != NULL)
53 *size_out = size;
54
55 if (message_out != NULL)
Carlo Caione9c85f252019-08-28 09:46:18 +010056 *message_out = (void *)AML_MHU_SECURE_SCP_TO_AP_PAYLOAD;
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000057
58 return response;
59}
60
Carlo Caione7bb83022019-08-28 10:08:24 +010061void aml_scpi_set_css_power_state(u_register_t mpidr, uint32_t cpu_state,
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000062 uint32_t cluster_state, uint32_t css_state)
63{
64 uint32_t state = (mpidr & 0x0F) | /* CPU ID */
65 ((mpidr & 0xF00) >> 4) | /* Cluster ID */
66 (cpu_state << 8) |
67 (cluster_state << 12) |
68 (css_state << 16);
69
Carlo Caione9c85f252019-08-28 09:46:18 +010070 aml_mhu_secure_message_start();
71 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, state);
Carlo Caione7bb83022019-08-28 10:08:24 +010072 aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_SET_CSS_POWER_STATE, 4));
Carlo Caione9c85f252019-08-28 09:46:18 +010073 aml_mhu_secure_message_wait();
74 aml_mhu_secure_message_end();
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000075}
76
Carlo Caione7bb83022019-08-28 10:08:24 +010077uint32_t aml_scpi_sys_power_state(uint64_t system_state)
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000078{
79 uint32_t *response;
80 size_t size;
81
Carlo Caione9c85f252019-08-28 09:46:18 +010082 aml_mhu_secure_message_start();
83 mmio_write_8(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, system_state);
Carlo Caione7bb83022019-08-28 10:08:24 +010084 aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_SET_SYS_POWER_STATE, 1));
85 aml_scpi_secure_message_receive((void *)&response, &size);
Carlo Caione9c85f252019-08-28 09:46:18 +010086 aml_mhu_secure_message_end();
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000087
88 return *response;
89}
90
Carlo Caione7bb83022019-08-28 10:08:24 +010091void aml_scpi_jtag_set_state(uint32_t state, uint8_t select)
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000092{
Carlo Caione107df3e2019-08-26 13:04:12 +010093 assert(state <= AML_JTAG_STATE_OFF);
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000094
Carlo Caione107df3e2019-08-26 13:04:12 +010095 if (select > AML_JTAG_A53_EE) {
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +000096 WARN("BL31: Invalid JTAG select (0x%x).\n", select);
97 return;
98 }
99
Carlo Caione9c85f252019-08-28 09:46:18 +0100100 aml_mhu_secure_message_start();
101 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD,
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +0000102 (state << 8) | (uint32_t)select);
Carlo Caione7bb83022019-08-28 10:08:24 +0100103 aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_JTAG_SET_STATE, 4));
Carlo Caione9c85f252019-08-28 09:46:18 +0100104 aml_mhu_secure_message_wait();
105 aml_mhu_secure_message_end();
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +0000106}
107
Carlo Caione7bb83022019-08-28 10:08:24 +0100108uint32_t aml_scpi_efuse_read(void *dst, uint32_t base, uint32_t size)
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +0000109{
110 uint32_t *response;
111 size_t resp_size;
112
113 if (size > 0x1FC)
114 return 0;
115
Carlo Caione9c85f252019-08-28 09:46:18 +0100116 aml_mhu_secure_message_start();
117 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, base);
118 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 4, size);
Carlo Caione7bb83022019-08-28 10:08:24 +0100119 aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_EFUSE_READ, 8));
120 aml_scpi_secure_message_receive((void *)&response, &resp_size);
Carlo Caione9c85f252019-08-28 09:46:18 +0100121 aml_mhu_secure_message_end();
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +0000122
123 /*
124 * response[0] is the size of the response message.
125 * response[1 ... N] are the contents.
126 */
127 if (*response != 0)
128 memcpy(dst, response + 1, *response);
129
130 return *response;
131}
132
Carlo Caione7bb83022019-08-28 10:08:24 +0100133void aml_scpi_unknown_thermal(uint32_t arg0, uint32_t arg1,
134 uint32_t arg2, uint32_t arg3)
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +0000135{
Carlo Caione9c85f252019-08-28 09:46:18 +0100136 aml_mhu_secure_message_start();
137 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 0x0, arg0);
138 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 0x4, arg1);
139 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 0x8, arg2);
140 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD + 0xC, arg3);
Carlo Caione7bb83022019-08-28 10:08:24 +0100141 aml_mhu_secure_message_send(aml_scpi_cmd(0xC3, 16));
Carlo Caione9c85f252019-08-28 09:46:18 +0100142 aml_mhu_secure_message_wait();
143 aml_mhu_secure_message_end();
Remi Pommarel1a13b222019-03-28 20:55:13 +0100144}
145
Carlo Caionef7c4f9b2019-09-16 12:13:49 +0100146uint32_t aml_scpi_get_chip_id(uint8_t *obuff, uint32_t osize)
147{
148 uint32_t *response;
149 size_t resp_size;
150
151 if ((osize != 16) && (osize != 12))
152 return 0;
153
154 aml_mhu_secure_message_start();
155 aml_mhu_secure_message_send(aml_scpi_cmd(SCPI_CMD_CHIP_ID, osize));
156 aml_scpi_secure_message_receive((void *)&response, &resp_size);
157 aml_mhu_secure_message_end();
158
159 if (!((resp_size == 16) && (osize == 16)) &&
160 !((resp_size == 0) && (osize == 12)))
161 return 0;
162
163 memcpy((void *)obuff, (const void *)response, osize);
164
165 return osize;
166}
167
Carlo Caione7bb83022019-08-28 10:08:24 +0100168static inline void aml_scpi_copy_scp_data(uint8_t *data, size_t len)
Remi Pommarel1a13b222019-03-28 20:55:13 +0100169{
Carlo Caione9c85f252019-08-28 09:46:18 +0100170 void *dst = (void *)AML_MHU_SECURE_AP_TO_SCP_PAYLOAD;
Remi Pommarel1a13b222019-03-28 20:55:13 +0100171 size_t sz;
172
Carlo Caione9c85f252019-08-28 09:46:18 +0100173 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, len);
Carlo Caione7bb83022019-08-28 10:08:24 +0100174 aml_scpi_secure_message_send(SCPI_CMD_FW_SIZE, len);
Carlo Caione9c85f252019-08-28 09:46:18 +0100175 aml_mhu_secure_message_wait();
Remi Pommarel1a13b222019-03-28 20:55:13 +0100176
177 for (sz = 0; sz < len; sz += SIZE_FWBLK) {
178 memcpy(dst, data + sz, MIN(SIZE_FWBLK, len - sz));
Carlo Caione9c85f252019-08-28 09:46:18 +0100179 aml_mhu_secure_message_send(SCPI_CMD_COPY_FW);
Remi Pommarel1a13b222019-03-28 20:55:13 +0100180 }
181}
182
Carlo Caione7bb83022019-08-28 10:08:24 +0100183static inline void aml_scpi_set_scp_addr(uint64_t addr, size_t len)
Remi Pommarel1a13b222019-03-28 20:55:13 +0100184{
Carlo Caione9c85f252019-08-28 09:46:18 +0100185 volatile uint64_t *dst = (uint64_t *)AML_MHU_SECURE_AP_TO_SCP_PAYLOAD;
Remi Pommarel1a13b222019-03-28 20:55:13 +0100186
187 /*
Carlo Caione9c85f252019-08-28 09:46:18 +0100188 * It is ok as AML_MHU_SECURE_AP_TO_SCP_PAYLOAD is mapped as
Remi Pommarel1a13b222019-03-28 20:55:13 +0100189 * non cachable
190 */
191 *dst = addr;
Carlo Caione7bb83022019-08-28 10:08:24 +0100192 aml_scpi_secure_message_send(SCPI_CMD_SET_FW_ADDR, sizeof(addr));
Carlo Caione9c85f252019-08-28 09:46:18 +0100193 aml_mhu_secure_message_wait();
Remi Pommarel1a13b222019-03-28 20:55:13 +0100194
Carlo Caione9c85f252019-08-28 09:46:18 +0100195 mmio_write_32(AML_MHU_SECURE_AP_TO_SCP_PAYLOAD, len);
Carlo Caione7bb83022019-08-28 10:08:24 +0100196 aml_scpi_secure_message_send(SCPI_CMD_FW_SIZE, len);
Carlo Caione9c85f252019-08-28 09:46:18 +0100197 aml_mhu_secure_message_wait();
Remi Pommarel1a13b222019-03-28 20:55:13 +0100198}
199
Carlo Caione7bb83022019-08-28 10:08:24 +0100200static inline void aml_scpi_send_fw_hash(uint8_t hash[], size_t len)
Remi Pommarel1a13b222019-03-28 20:55:13 +0100201{
Carlo Caione9c85f252019-08-28 09:46:18 +0100202 void *dst = (void *)AML_MHU_SECURE_AP_TO_SCP_PAYLOAD;
Remi Pommarel1a13b222019-03-28 20:55:13 +0100203
204 memcpy(dst, hash, len);
Carlo Caione9c85f252019-08-28 09:46:18 +0100205 aml_mhu_secure_message_send(0xd0);
206 aml_mhu_secure_message_send(0xd1);
207 aml_mhu_secure_message_send(0xd5);
208 aml_mhu_secure_message_end();
Antonio Nino Diaz7298c1f2018-12-05 00:09:30 +0000209}
Remi Pommarel1a13b222019-03-28 20:55:13 +0100210
211/**
212 * Upload a FW to SCP.
213 *
214 * @param addr: firmware data address
215 * @param size: size of firmware
216 * @param send: If set, actually copy the firmware in SCP memory otherwise only
217 * send the firmware address.
218 */
Carlo Caione7bb83022019-08-28 10:08:24 +0100219void aml_scpi_upload_scp_fw(uintptr_t addr, size_t size, int send)
Remi Pommarel1a13b222019-03-28 20:55:13 +0100220{
221 struct asd_ctx ctx;
222
223 asd_sha_init(&ctx, ASM_SHA256);
224 asd_sha_update(&ctx, (void *)addr, size);
225 asd_sha_finalize(&ctx);
226
Carlo Caione9c85f252019-08-28 09:46:18 +0100227 aml_mhu_secure_message_start();
Remi Pommarel1a13b222019-03-28 20:55:13 +0100228 if (send == 0)
Carlo Caione7bb83022019-08-28 10:08:24 +0100229 aml_scpi_set_scp_addr(addr, size);
Remi Pommarel1a13b222019-03-28 20:55:13 +0100230 else
Carlo Caione7bb83022019-08-28 10:08:24 +0100231 aml_scpi_copy_scp_data((void *)addr, size);
Remi Pommarel1a13b222019-03-28 20:55:13 +0100232
Carlo Caione7bb83022019-08-28 10:08:24 +0100233 aml_scpi_send_fw_hash(ctx.digest, sizeof(ctx.digest));
Remi Pommarel1a13b222019-03-28 20:55:13 +0100234}