blob: af3a4073b8cec38aefcfac801ac7a1f84347e249 [file] [log] [blame]
developer65014b82015-04-13 14:47:57 +08001/*
2 * Copyright (c) 2013-2015, ARM Limited and Contributors. All rights reserved.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30#include <arch.h>
31#include <asm_macros.S>
32#include <mt8173_def.h>
33
34 .globl plat_secondary_cold_boot_setup
35 .globl plat_report_exception
36 .globl platform_is_primary_cpu
37 .globl plat_crash_console_init
38 .globl plat_crash_console_putc
39
40 /* -----------------------------------------------------
41 * void plat_secondary_cold_boot_setup (void);
42 *
43 * This function performs any platform specific actions
44 * needed for a secondary cpu after a cold reset e.g
45 * mark the cpu's presence, mechanism to place it in a
46 * holding pen etc.
47 * -----------------------------------------------------
48 */
49func plat_secondary_cold_boot_setup
50 /* MT8173 Oak does not do cold boot for secondary CPU */
51cb_panic:
52 b cb_panic
53endfunc plat_secondary_cold_boot_setup
54
55func platform_is_primary_cpu
56 and x0, x0, #(MPIDR_CLUSTER_MASK | MPIDR_CPU_MASK)
57 cmp x0, #MT8173_PRIMARY_CPU
58 cset x0, eq
59 ret
60endfunc platform_is_primary_cpu
61
62 /* ---------------------------------------------
63 * int plat_crash_console_init(void)
64 * Function to initialize the crash console
65 * without a C Runtime to print crash report.
Juan Castilloe7ae6db2015-11-26 14:52:15 +000066 * Clobber list : x0 - x4
developer65014b82015-04-13 14:47:57 +080067 * ---------------------------------------------
68 */
69func plat_crash_console_init
70 mov_imm x0, MT8173_UART0_BASE
71 mov_imm x1, MT8173_UART_CLOCK
72 mov_imm x2, MT8173_BAUDRATE
73 b console_core_init
74endfunc plat_crash_console_init
75
76 /* ---------------------------------------------
77 * int plat_crash_console_putc(void)
78 * Function to print a character on the crash
79 * console without a C Runtime.
80 * Clobber list : x1, x2
81 * ---------------------------------------------
82 */
83func plat_crash_console_putc
84 mov_imm x1, MT8173_UART0_BASE
85 b console_core_putc
86endfunc plat_crash_console_putc