blob: 8f597c39ef4ef75f3158786b442278e112aa7f4a [file] [log] [blame]
Samuel Hollandb8566642017-08-12 04:07:39 -05001/*
2 * Copyright (c) 2017-2018, ARM Limited and Contributors. All rights reserved.
3 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#include <arch.h>
8#include <assert.h>
9#include <console.h>
10#include <debug.h>
11#include <generic_delay_timer.h>
12#include <gicv2.h>
Andre Przywaraea5fa472018-09-16 02:08:06 +010013#include <libfdt.h>
Samuel Hollandb8566642017-08-12 04:07:39 -050014#include <platform.h>
15#include <platform_def.h>
16#include <sunxi_def.h>
17#include <sunxi_mmap.h>
Andre Przywara456208a2018-10-14 12:02:02 +010018#include <sunxi_private.h>
Samuel Hollandb8566642017-08-12 04:07:39 -050019#include <uart_16550.h>
20
Samuel Hollandb8566642017-08-12 04:07:39 -050021
Amit Singh Tomar2f372242018-06-20 00:44:50 +053022static entry_point_info_t bl32_image_ep_info;
Samuel Hollandb8566642017-08-12 04:07:39 -050023static entry_point_info_t bl33_image_ep_info;
24
25static console_16550_t console;
26
27static const gicv2_driver_data_t sunxi_gic_data = {
28 .gicd_base = SUNXI_GICD_BASE,
29 .gicc_base = SUNXI_GICC_BASE,
30};
31
Andre Przywaraea5fa472018-09-16 02:08:06 +010032/*
33 * Try to find a DTB loaded in memory by previous stages.
34 *
35 * At the moment we implement a heuristic to find the DTB attached to U-Boot:
36 * U-Boot appends its DTB to the end of the image. Assuming that BL33 is
37 * U-Boot, try to find the size of the U-Boot image to learn the DTB address.
38 * The generic ARMv8 U-Boot image contains the load address and its size
39 * as u64 variables at the beginning of the image. There might be padding
40 * or other headers before that data, so scan the first 2KB after the BL33
41 * entry point to find the load address, which should be followed by the
42 * size. Adding those together gives us the address of the DTB.
43 */
44static void *sunxi_find_dtb(void)
45{
46 uint64_t *u_boot_base;
47 int i;
48
49 u_boot_base = (void *)(SUNXI_DRAM_VIRT_BASE + SUNXI_DRAM_SEC_SIZE);
50
51 for (i = 0; i < 2048 / sizeof(uint64_t); i++) {
52 uint32_t *dtb_base;
53
54 if (u_boot_base[i] != PLAT_SUNXI_NS_IMAGE_OFFSET)
55 continue;
56
57 /* Does the suspected U-Boot size look anyhow reasonable? */
58 if (u_boot_base[i + 1] >= 256 * 1024 * 1024)
59 continue;
60
61 /* end of the image: base address + size */
62 dtb_base = (void *)((char *)u_boot_base + u_boot_base[i + 1]);
63
64 if (fdt_check_header(dtb_base) != 0)
65 continue;
66
67 return dtb_base;
68 }
69
70 return NULL;
71}
72
Samuel Hollandb8566642017-08-12 04:07:39 -050073void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
74 u_register_t arg2, u_register_t arg3)
75{
76 /* Initialize the debug console as soon as possible */
77 console_16550_register(SUNXI_UART0_BASE, SUNXI_UART0_CLK_IN_HZ,
78 SUNXI_UART0_BAUDRATE, &console);
79
Amit Singh Tomar2f372242018-06-20 00:44:50 +053080#ifdef BL32_BASE
81 /* Populate entry point information for BL32 */
82 SET_PARAM_HEAD(&bl32_image_ep_info, PARAM_EP, VERSION_1, 0);
83 SET_SECURITY_STATE(bl32_image_ep_info.h.attr, SECURE);
84 bl32_image_ep_info.pc = BL32_BASE;
85#endif
86
Samuel Hollandb8566642017-08-12 04:07:39 -050087 /* Populate entry point information for BL33 */
88 SET_PARAM_HEAD(&bl33_image_ep_info, PARAM_EP, VERSION_1, 0);
89 /*
90 * Tell BL31 where the non-trusted software image
91 * is located and the entry state information
92 */
93 bl33_image_ep_info.pc = plat_get_ns_image_entrypoint();
94 bl33_image_ep_info.spsr = SPSR_64(MODE_EL2, MODE_SP_ELX,
95 DISABLE_ALL_EXCEPTIONS);
96 SET_SECURITY_STATE(bl33_image_ep_info.h.attr, NON_SECURE);
Samuel Holland321c0ab2017-08-12 04:07:39 -050097
98 /* Turn off all secondary CPUs */
99 sunxi_disable_secondary_cpus(plat_my_core_pos());
Samuel Hollandb8566642017-08-12 04:07:39 -0500100}
101
102void bl31_plat_arch_setup(void)
103{
104 sunxi_configure_mmu_el3(0);
105}
106
107void bl31_platform_setup(void)
108{
Andre Przywarac2366b92018-06-22 00:47:08 +0100109 const char *soc_name;
110 uint16_t soc_id = sunxi_read_soc_id();
Andre Przywaraea5fa472018-09-16 02:08:06 +0100111 void *fdt;
Andre Przywarac2366b92018-06-22 00:47:08 +0100112
113 switch (soc_id) {
Andre Przywara78dca1f2018-09-17 00:03:09 +0100114 case SUNXI_SOC_A64:
Andre Przywarac2366b92018-06-22 00:47:08 +0100115 soc_name = "A64/H64/R18";
116 break;
Andre Przywara78dca1f2018-09-17 00:03:09 +0100117 case SUNXI_SOC_H5:
Andre Przywarac2366b92018-06-22 00:47:08 +0100118 soc_name = "H5";
119 break;
Andre Przywara78dca1f2018-09-17 00:03:09 +0100120 case SUNXI_SOC_H6:
Andre Przywaraaa26f532017-12-08 01:27:02 +0000121 soc_name = "H6";
122 break;
Andre Przywarac2366b92018-06-22 00:47:08 +0100123 default:
124 soc_name = "unknown";
125 break;
126 }
127 NOTICE("BL31: Detected Allwinner %s SoC (%04x)\n", soc_name, soc_id);
128
Samuel Hollandb8566642017-08-12 04:07:39 -0500129 generic_delay_timer_init();
130
Andre Przywaraea5fa472018-09-16 02:08:06 +0100131 fdt = sunxi_find_dtb();
132 if (fdt) {
133 const char *model;
134 int length;
135
136 model = fdt_getprop(fdt, 0, "model", &length);
137 NOTICE("BL31: Found U-Boot DTB at %p, model: %s\n", fdt,
138 model ?: "unknown");
139 } else {
140 NOTICE("BL31: No DTB found.\n");
141 }
142
Samuel Hollandb8566642017-08-12 04:07:39 -0500143 /* Configure the interrupt controller */
144 gicv2_driver_init(&sunxi_gic_data);
145 gicv2_distif_init();
146 gicv2_pcpu_distif_init();
147 gicv2_cpuif_enable();
148
Andre Przywara13815472018-06-01 02:01:39 +0100149 sunxi_security_setup();
150
Andre Przywara4e4b1e62018-09-08 19:18:37 +0100151 sunxi_pmic_setup(soc_id, fdt);
Icenowy Zheng7508bef2018-07-21 20:41:12 +0800152
Samuel Hollandb8566642017-08-12 04:07:39 -0500153 INFO("BL31: Platform setup done\n");
154}
155
156entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t type)
157{
158 assert(sec_state_is_valid(type) != 0);
Amit Singh Tomar2f372242018-06-20 00:44:50 +0530159
160 if (type == NON_SECURE)
161 return &bl33_image_ep_info;
162
163 if ((type == SECURE) && bl32_image_ep_info.pc)
164 return &bl32_image_ep_info;
Samuel Hollandb8566642017-08-12 04:07:39 -0500165
Amit Singh Tomar2f372242018-06-20 00:44:50 +0530166 return NULL;
Samuel Hollandb8566642017-08-12 04:07:39 -0500167}