blob: d9bf7aee02464f952dbc7275ba455318971955ed [file] [log] [blame]
Yann Gautier40ff1382024-05-21 20:54:04 +02001/*
Nicolas Le Bayon5bee5412025-02-26 15:40:11 +01002 * Copyright (c) 2024-2025, STMicroelectronics - All Rights Reserved
Yann Gautier40ff1382024-05-21 20:54:04 +02003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#ifndef STM32MP2_DDR_HELPERS_H
8#define STM32MP2_DDR_HELPERS_H
9
Nicolas Le Bayon068d3412021-07-01 14:44:22 +020010#include <stdbool.h>
11#include <stdint.h>
12
13#include <drivers/st/stm32mp2_ddr_regs.h>
14
15enum stm32mp2_ddr_sr_mode {
16 DDR_SR_MODE_INVALID = 0,
17 DDR_SSR_MODE,
18 DDR_HSR_MODE,
19 DDR_ASR_MODE,
20};
21
22void ddr_activate_controller(struct stm32mp_ddrctl *ctl, bool sr_entry);
23void ddr_wait_lp3_mode(bool state);
24int ddr_sr_exit_loop(void);
Nicolas Le Bayon068d3412021-07-01 14:44:22 +020025int ddr_sr_entry(bool standby);
26int ddr_sr_exit(void);
27enum stm32mp2_ddr_sr_mode ddr_read_sr_mode(void);
28void ddr_set_sr_mode(enum stm32mp2_ddr_sr_mode mode);
29void ddr_save_sr_mode(void);
30void ddr_restore_sr_mode(void);
Yann Gautier40ff1382024-05-21 20:54:04 +020031void ddr_sub_system_clk_init(void);
Nicolas Le Bayon068d3412021-07-01 14:44:22 +020032void ddr_sub_system_clk_off(void);
Yann Gautier40ff1382024-05-21 20:54:04 +020033
34#endif /* STM32MP2_DDR_HELPERS_H */