blob: 89a0b9d396dc61a8073b719e9e9b25b92d125ebc [file] [log] [blame]
Bai Ping06e325e2018-10-28 00:12:34 +08001/*
Jacky Baif7dc4012019-03-06 16:58:18 +08002 * Copyright (c) 2018-2019, ARM Limited and Contributors. All rights reserved.
Bai Ping06e325e2018-10-28 00:12:34 +08003 *
4 * SPDX-License-Identifier: BSD-3-Clause
5 */
6
7#ifndef IMX8M_GPC_H
8#define IMX8M_GPC_H
9
Jacky Baid3d79722020-06-03 14:24:38 +080010#include <gpc_reg.h>
Jacky Bai9bd2f842019-11-28 13:16:33 +080011
Bai Ping06e325e2018-10-28 00:12:34 +080012/* helper macro */
13#define A53_LPM_MASK U(0xF)
14#define A53_LPM_WAIT U(0x5)
15#define A53_LPM_STOP U(0xA)
Jacky Baif7dc4012019-03-06 16:58:18 +080016#define LPM_MODE(local_state) ((local_state) == PLAT_WAIT_RET_STATE ? A53_LPM_WAIT : A53_LPM_STOP)
Bai Ping06e325e2018-10-28 00:12:34 +080017
18#define DSM_MODE_MASK BIT(31)
Jacky Baid3d79722020-06-03 14:24:38 +080019#define CORE_WKUP_FROM_GIC (IRQ_SRC_C0 | IRQ_SRC_C1 | IRQ_SRC_C2 | IRQ_SRC_C3)
Bai Ping06e325e2018-10-28 00:12:34 +080020#define A53_CORE_WUP_SRC(core_id) (1 << ((core_id) < 2 ? 28 + (core_id) : 22 + (core_id) - 2))
21#define COREx_PGC_PCR(core_id) (0x800 + (core_id) * 0x40)
22#define COREx_WFI_PDN(core_id) (1 << ((core_id) < 2 ? (core_id) * 2 : ((core_id) - 2) * 2 + 16))
23#define COREx_IRQ_WUP(core_id) ((core_id) < 2 ? (1 << ((core_id) * 2 + 8)) : (1 << ((core_id) * 2 + 20)))
24#define COREx_LPM_PUP(core_id) ((core_id) < 2 ? (1 << ((core_id) * 2 + 9)) : (1 << ((core_id) * 2 + 21)))
25#define SLTx_CFG(n) ((SLT0_CFG + ((n) * 4)))
26#define SLT_COREx_PUP(core_id) (0x2 << ((core_id) * 2))
27
Jacky Baif7dc4012019-03-06 16:58:18 +080028#define IRQ_IMR_NUM 4
29#define IMR_MASK_ALL 0xffffffff
30
Jacky Bai07ed02c2020-06-03 14:28:45 +080031#define IMX_PD_DOMAIN(name, on) \
32 { \
33 .pwr_req = name##_PWR_REQ, \
34 .pgc_offset = name##_PGC, \
35 .need_sync = false, \
36 .always_on = true, \
37 }
38
39#define IMX_MIX_DOMAIN(name, on) \
40 { \
41 .pwr_req = name##_PWR_REQ, \
42 .pgc_offset = name##_PGC, \
43 .adb400_sync = name##_ADB400_SYNC, \
44 .adb400_ack = name##_ADB400_ACK, \
45 .need_sync = true, \
46 .always_on = true, \
47 }
48
49struct imx_pwr_domain {
50 uint32_t pwr_req;
51 uint32_t adb400_sync;
52 uint32_t adb400_ack;
53 uint32_t pgc_offset;
54 bool need_sync;
55 bool always_on;
56};
57
Bai Ping06e325e2018-10-28 00:12:34 +080058/* function declare */
59void imx_gpc_init(void);
60void imx_set_cpu_secure_entry(unsigned int core_index, uintptr_t sec_entrypoint);
61void imx_set_cpu_pwr_off(unsigned int core_index);
62void imx_set_cpu_pwr_on(unsigned int core_index);
63void imx_set_cpu_lpm(unsigned int core_index, bool pdn);
64void imx_set_cluster_standby(bool retention);
65void imx_set_cluster_powerdown(unsigned int last_core, uint8_t power_state);
Jacky Baif7dc4012019-03-06 16:58:18 +080066void imx_noc_slot_config(bool pdn);
67void imx_set_sys_wakeup(unsigned int last_core, bool pdn);
68void imx_set_sys_lpm(unsigned last_core, bool retention);
Bai Ping06e325e2018-10-28 00:12:34 +080069void imx_set_rbc_count(void);
70void imx_clear_rbc_count(void);
71
72#endif /*IMX8M_GPC_H */