blob: 85d83eaa78d9bb59a246d30f24b4d6ae535f3d09 [file] [log] [blame]
Jens Wiklander52c798e2015-12-07 14:37:10 +01001#
Masahiro Yamada4d156802018-01-26 11:42:01 +09002# Copyright (c) 2013-2018, ARM Limited and Contributors. All rights reserved.
Jens Wiklander52c798e2015-12-07 14:37:10 +01003#
dp-armfa3cf0b2017-05-03 09:38:09 +01004# SPDX-License-Identifier: BSD-3-Clause
Jens Wiklander52c798e2015-12-07 14:37:10 +01005#
6
Etienne Carriere911de8c2018-02-02 13:23:22 +01007ifeq (${ARM_ARCH_MAJOR},7)
8# ARMv7 Qemu support in trusted firmware expects the Cortex-A15 model.
9# Qemu Cortex-A15 model does not implement the virtualization extension.
10# For this reason, we cannot set ARM_CORTEX_A15=yes and must define all
11# the ARMv7 build directives.
12MARCH32_DIRECTIVE := -mcpu=cortex-a15
13$(eval $(call add_define,ARMV7_SUPPORTS_LARGE_PAGE_ADDRESSING))
14$(eval $(call add_define,ARMV7_SUPPORTS_GENERIC_TIMER))
15# Qemu expects a BL32 boot stage.
16NEED_BL32 := yes
17endif # ARMv7
18
19ifeq (${SPD},opteed)
20add-lib-optee := yes
21endif
22ifeq ($(AARCH32_SP),optee)
23add-lib-optee := yes
24endif
25
Jens Wiklander52c798e2015-12-07 14:37:10 +010026include lib/libfdt/libfdt.mk
27
Fu Weic2f78442017-05-27 21:21:42 +080028ifeq ($(NEED_BL32),yes)
29$(eval $(call add_define,QEMU_LOAD_BL32))
30endif
31
Michalis Pappas3469cd02017-10-18 09:43:37 +080032PLAT_PATH := plat/qemu/
Antonio Nino Diaz50a4d1a2019-02-01 12:22:22 +000033PLAT_INCLUDES := -Iplat/qemu/include
Jens Wiklander52c798e2015-12-07 14:37:10 +010034
Etienne Carriere911de8c2018-02-02 13:23:22 +010035ifeq (${ARM_ARCH_MAJOR},8)
36PLAT_INCLUDES += -Iinclude/plat/arm/common/${ARCH}
37endif
38
Michalis Pappascca6cb72018-03-04 15:43:38 +080039PLAT_BL_COMMON_SOURCES := plat/qemu/qemu_common.c \
40 plat/qemu/qemu_console.c \
41 drivers/arm/pl011/${ARCH}/pl011_console.S \
Fu Wei77ecd462017-07-31 18:28:32 +080042
Fu Wei77ecd462017-07-31 18:28:32 +080043include lib/xlat_tables_v2/xlat_tables.mk
Fu Wei77ecd462017-07-31 18:28:32 +080044PLAT_BL_COMMON_SOURCES += ${XLAT_TABLES_LIB_SRCS}
Jens Wiklander52c798e2015-12-07 14:37:10 +010045
Michalis Pappas3469cd02017-10-18 09:43:37 +080046ifneq (${TRUSTED_BOARD_BOOT},0)
47
48 include drivers/auth/mbedtls/mbedtls_crypto.mk
49 include drivers/auth/mbedtls/mbedtls_x509.mk
50
Michalis Pappas3469cd02017-10-18 09:43:37 +080051 AUTH_SOURCES := drivers/auth/auth_mod.c \
52 drivers/auth/crypto_mod.c \
53 drivers/auth/img_parser_mod.c \
54 drivers/auth/tbbr/tbbr_cot.c
55
Michalis Pappas3469cd02017-10-18 09:43:37 +080056 BL1_SOURCES += ${AUTH_SOURCES} \
57 bl1/tbbr/tbbr_img_desc.c \
58 plat/common/tbbr/plat_tbbr.c \
59 plat/qemu/qemu_trusted_boot.c \
60 $(PLAT_PATH)/qemu_rotpk.S
61
62 BL2_SOURCES += ${AUTH_SOURCES} \
63 plat/common/tbbr/plat_tbbr.c \
64 plat/qemu/qemu_trusted_boot.c \
65 $(PLAT_PATH)/qemu_rotpk.S
66
67 ROT_KEY = $(BUILD_PLAT)/rot_key.pem
68 ROTPK_HASH = $(BUILD_PLAT)/rotpk_sha256.bin
69
70 $(eval $(call add_define_val,ROTPK_HASH,'"$(ROTPK_HASH)"'))
71
72 $(BUILD_PLAT)/bl1/qemu_rotpk.o: $(ROTPK_HASH)
73 $(BUILD_PLAT)/bl2/qemu_rotpk.o: $(ROTPK_HASH)
74
75 certificates: $(ROT_KEY)
76
77 $(ROT_KEY):
78 @echo " OPENSSL $@"
79 $(Q)openssl genrsa 2048 > $@ 2>/dev/null
80
81 $(ROTPK_HASH): $(ROT_KEY)
82 @echo " OPENSSL $@"
83 $(Q)openssl rsa -in $< -pubout -outform DER 2>/dev/null |\
84 openssl dgst -sha256 -binary > $@ 2>/dev/null
85endif
86
Jens Wiklander52c798e2015-12-07 14:37:10 +010087BL1_SOURCES += drivers/io/io_semihosting.c \
88 drivers/io/io_storage.c \
89 drivers/io/io_fip.c \
90 drivers/io/io_memmap.c \
91 lib/semihosting/semihosting.c \
Etienne Carriere911de8c2018-02-02 13:23:22 +010092 lib/semihosting/${ARCH}/semihosting_call.S \
Jens Wiklander52c798e2015-12-07 14:37:10 +010093 plat/qemu/qemu_io_storage.c \
Etienne Carriere911de8c2018-02-02 13:23:22 +010094 plat/qemu/${ARCH}/plat_helpers.S \
Jens Wiklander52c798e2015-12-07 14:37:10 +010095 plat/qemu/qemu_bl1_setup.c
96
Etienne Carriere911de8c2018-02-02 13:23:22 +010097ifeq (${ARM_ARCH_MAJOR},8)
98BL1_SOURCES += lib/cpus/aarch64/aem_generic.S \
99 lib/cpus/aarch64/cortex_a53.S \
100 lib/cpus/aarch64/cortex_a57.S
101else
102BL1_SOURCES += lib/cpus/${ARCH}/cortex_a15.S
103endif
104
Jens Wiklander52c798e2015-12-07 14:37:10 +0100105BL2_SOURCES += drivers/io/io_semihosting.c \
106 drivers/io/io_storage.c \
107 drivers/io/io_fip.c \
108 drivers/io/io_memmap.c \
Jens Wiklander52c798e2015-12-07 14:37:10 +0100109 lib/semihosting/semihosting.c \
Etienne Carriere911de8c2018-02-02 13:23:22 +0100110 lib/semihosting/${ARCH}/semihosting_call.S\
Jens Wiklander52c798e2015-12-07 14:37:10 +0100111 plat/qemu/qemu_io_storage.c \
Etienne Carriere911de8c2018-02-02 13:23:22 +0100112 plat/qemu/${ARCH}/plat_helpers.S \
Jens Wiklander52c798e2015-12-07 14:37:10 +0100113 plat/qemu/qemu_bl2_setup.c \
Jens Wiklander6335a972018-09-04 15:08:48 +0200114 plat/qemu/dt.c \
115 plat/qemu/qemu_bl2_mem_params_desc.c \
Fu Weic2f78442017-05-27 21:21:42 +0800116 plat/qemu/qemu_image_load.c \
117 common/desc_image_load.c
Jens Wiklander6335a972018-09-04 15:08:48 +0200118
Etienne Carriere911de8c2018-02-02 13:23:22 +0100119ifeq ($(add-lib-optee),yes)
Jens Wiklander0acbaaa2017-08-24 13:16:26 +0200120BL2_SOURCES += lib/optee/optee_utils.c
121endif
122
Jens Wiklander52c798e2015-12-07 14:37:10 +0100123
Etienne Carriere911de8c2018-02-02 13:23:22 +0100124ifeq (${ARM_ARCH_MAJOR},8)
Jens Wiklander52c798e2015-12-07 14:37:10 +0100125BL31_SOURCES += lib/cpus/aarch64/aem_generic.S \
126 lib/cpus/aarch64/cortex_a53.S \
127 lib/cpus/aarch64/cortex_a57.S \
128 drivers/arm/gic/v2/gicv2_helpers.c \
129 drivers/arm/gic/v2/gicv2_main.c \
130 drivers/arm/gic/common/gic_common.c \
Santeri Salko4ed23382018-02-08 22:01:26 +0200131 plat/common/plat_gicv2.c \
Jens Wiklander1017a6e2017-08-24 13:16:20 +0200132 plat/common/plat_psci_common.c \
Jens Wiklander52c798e2015-12-07 14:37:10 +0100133 plat/qemu/qemu_pm.c \
134 plat/qemu/topology.c \
135 plat/qemu/aarch64/plat_helpers.S \
Santeri Salko4ed23382018-02-08 22:01:26 +0200136 plat/qemu/qemu_bl31_setup.c
Etienne Carriere911de8c2018-02-02 13:23:22 +0100137endif
Jens Wiklander0acbaaa2017-08-24 13:16:26 +0200138
139# Add the build options to pack Trusted OS Extra1 and Trusted OS Extra2 images
140# in the FIP if the platform requires.
141ifneq ($(BL32_EXTRA1),)
Masahiro Yamada9c5ca522018-01-26 11:42:01 +0900142$(eval $(call TOOL_ADD_IMG,bl32_extra1,--tos-fw-extra1))
Jens Wiklander0acbaaa2017-08-24 13:16:26 +0200143endif
144ifneq ($(BL32_EXTRA2),)
Masahiro Yamada9c5ca522018-01-26 11:42:01 +0900145$(eval $(call TOOL_ADD_IMG,bl32_extra2,--tos-fw-extra2))
Jens Wiklander0acbaaa2017-08-24 13:16:26 +0200146endif
147
Michalis Pappasba861122018-02-28 14:36:03 +0800148SEPARATE_CODE_AND_RODATA := 1
Michalis Pappase4c00bb2018-03-20 14:30:00 +0800149ENABLE_STACK_PROTECTOR := 0
150ifneq ($(ENABLE_STACK_PROTECTOR), 0)
151 PLAT_BL_COMMON_SOURCES += plat/qemu/qemu_stack_protector.c
152endif
Michalis Pappasa0bb5ac2018-03-24 12:38:31 +0800153
Jens Wiklander52c798e2015-12-07 14:37:10 +0100154BL32_RAM_LOCATION := tdram
155ifeq (${BL32_RAM_LOCATION}, tsram)
156 BL32_RAM_LOCATION_ID = SEC_SRAM_ID
157else ifeq (${BL32_RAM_LOCATION}, tdram)
158 BL32_RAM_LOCATION_ID = SEC_DRAM_ID
159else
160 $(error "Unsupported BL32_RAM_LOCATION value")
161endif
162
163# Process flags
164$(eval $(call add_define,BL32_RAM_LOCATION_ID))
David Cunadoc5b0c0f2017-10-31 23:19:21 +0000165
166# Do not enable SVE
167ENABLE_SVE_FOR_NS := 0