blob: 402a0f4b5a10bc5ff42b546138b2f98172645ac1 [file] [log] [blame]
developer65014b82015-04-13 14:47:57 +08001/*
Sandrine Bailleux7659a262016-07-05 09:55:03 +01002 * Copyright (c) 2013-2016, ARM Limited and Contributors. All rights reserved.
developer65014b82015-04-13 14:47:57 +08003 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * Redistributions of source code must retain the above copyright notice, this
8 * list of conditions and the following disclaimer.
9 *
10 * Redistributions in binary form must reproduce the above copyright notice,
11 * this list of conditions and the following disclaimer in the documentation
12 * and/or other materials provided with the distribution.
13 *
14 * Neither the name of ARM nor the names of its contributors may be used
15 * to endorse or promote products derived from this software without specific
16 * prior written permission.
17 *
18 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28 * POSSIBILITY OF SUCH DAMAGE.
29 */
30#include <arm_gic.h>
31#include <bl_common.h>
32#include <mt8173_def.h>
Sandrine Bailleux7659a262016-07-05 09:55:03 +010033#include <utils.h>
developer65014b82015-04-13 14:47:57 +080034
35const unsigned int mt_irq_sec_array[] = {
36 MT_IRQ_SEC_SGI_0,
37 MT_IRQ_SEC_SGI_1,
38 MT_IRQ_SEC_SGI_2,
39 MT_IRQ_SEC_SGI_3,
40 MT_IRQ_SEC_SGI_4,
41 MT_IRQ_SEC_SGI_5,
42 MT_IRQ_SEC_SGI_6,
43 MT_IRQ_SEC_SGI_7
44};
45
46void plat_mt_gic_init(void)
47{
48 arm_gic_init(BASE_GICC_BASE,
49 BASE_GICD_BASE,
50 BASE_GICR_BASE,
51 mt_irq_sec_array,
52 ARRAY_SIZE(mt_irq_sec_array));
53}