blob: 0f0cabbad8df6354d72997f87a0a4df2173080fc [file] [log] [blame]
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +05301#
Patrik Berglund541206a2022-09-14 17:22:15 +01002# Copyright (c) 2020-2023, Arm Limited. All rights reserved.
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +05303#
4# SPDX-License-Identifier: BSD-3-Clause
5#
6
Manoj Kumarc7ea5f32021-08-26 10:56:16 +05307# Making sure the Morello platform type is specified
8ifeq ($(filter ${TARGET_PLATFORM}, fvp soc),)
9 $(error TARGET_PLATFORM must be fvp or soc)
10endif
11
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +053012MORELLO_BASE := plat/arm/board/morello
13
14INTERCONNECT_SOURCES := ${MORELLO_BASE}/morello_interconnect.c
15
16PLAT_INCLUDES := -I${MORELLO_BASE}/include
17
18MORELLO_CPU_SOURCES := lib/cpus/aarch64/rainier.S
19
Chandni Cherukuric5a0c372020-10-01 10:11:44 +053020# GIC-600 configuration
21GICV3_SUPPORT_GIC600 := 1
22
23# Include GICv3 driver files
24include drivers/arm/gic/v3/gicv3.mk
25
26MORELLO_GIC_SOURCES := ${GICV3_SOURCES} \
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +053027 plat/common/plat_gicv3.c \
28 plat/arm/common/arm_gicv3.c \
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +053029
30PLAT_BL_COMMON_SOURCES := ${MORELLO_BASE}/morello_plat.c \
31 ${MORELLO_BASE}/aarch64/morello_helper.S
32
Manoj Kumar58876122021-01-10 16:12:24 +000033BL1_SOURCES := ${MORELLO_CPU_SOURCES} \
34 ${INTERCONNECT_SOURCES} \
35 ${MORELLO_BASE}/morello_err.c \
36 ${MORELLO_BASE}/morello_trusted_boot.c \
37 ${MORELLO_BASE}/morello_bl1_setup.c \
38 drivers/arm/sbsa/sbsa.c
39
40BL2_SOURCES := ${MORELLO_BASE}/morello_security.c \
41 ${MORELLO_BASE}/morello_err.c \
42 ${MORELLO_BASE}/morello_trusted_boot.c \
sah01066afc22021-11-18 10:04:27 +000043 ${MORELLO_BASE}/morello_bl2_setup.c \
44 ${MORELLO_BASE}/morello_image_load.c \
Manoj Kumar58876122021-01-10 16:12:24 +000045 lib/utils/mem_region.c \
sah01066afc22021-11-18 10:04:27 +000046 drivers/arm/css/sds/sds.c
Manoj Kumar58876122021-01-10 16:12:24 +000047
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +053048BL31_SOURCES := ${MORELLO_CPU_SOURCES} \
49 ${INTERCONNECT_SOURCES} \
50 ${MORELLO_GIC_SOURCES} \
51 ${MORELLO_BASE}/morello_bl31_setup.c \
52 ${MORELLO_BASE}/morello_topology.c \
53 ${MORELLO_BASE}/morello_security.c \
54 drivers/arm/css/sds/sds.c
55
Manoj Kumar58876122021-01-10 16:12:24 +000056FDT_SOURCES += fdts/morello-${TARGET_PLATFORM}.dts \
57 ${MORELLO_BASE}/fdts/morello_fw_config.dts \
58 ${MORELLO_BASE}/fdts/morello_tb_fw_config.dts \
sah01066afc22021-11-18 10:04:27 +000059 ${MORELLO_BASE}/fdts/morello_nt_fw_config.dts
Manoj Kumar58876122021-01-10 16:12:24 +000060
61FW_CONFIG := ${BUILD_PLAT}/fdts/morello_fw_config.dtb
Patrik Berglund541206a2022-09-14 17:22:15 +010062HW_CONFIG := ${BUILD_PLAT}/fdts/morello-${TARGET_PLATFORM}.dtb
Manoj Kumar58876122021-01-10 16:12:24 +000063TB_FW_CONFIG := ${BUILD_PLAT}/fdts/morello_tb_fw_config.dtb
sah01066afc22021-11-18 10:04:27 +000064NT_FW_CONFIG := ${BUILD_PLAT}/fdts/morello_nt_fw_config.dtb
Manoj Kumar58876122021-01-10 16:12:24 +000065
66# Add the FW_CONFIG to FIP and specify the same to certtool
67$(eval $(call TOOL_ADD_PAYLOAD,${FW_CONFIG},--fw-config,${FW_CONFIG}))
Patrik Berglund541206a2022-09-14 17:22:15 +010068# Add the HW_CONFIG to FIP and specify the same to certtool
69$(eval $(call TOOL_ADD_PAYLOAD,${HW_CONFIG},--hw-config,${HW_CONFIG}))
Manoj Kumar58876122021-01-10 16:12:24 +000070# Add the TB_FW_CONFIG to FIP and specify the same to certtool
71$(eval $(call TOOL_ADD_PAYLOAD,${TB_FW_CONFIG},--tb-fw-config,${TB_FW_CONFIG}))
sah01066afc22021-11-18 10:04:27 +000072# Add the NT_FW_CONFIG to FIP and specify the same to certtool
73$(eval $(call TOOL_ADD_PAYLOAD,${NT_FW_CONFIG},--nt-fw-config,${NT_FW_CONFIG}))
Manoj Kumar58876122021-01-10 16:12:24 +000074
75MORELLO_FW_NVCTR_VAL := 0
76TFW_NVCTR_VAL := ${MORELLO_FW_NVCTR_VAL}
77NTFW_NVCTR_VAL := ${MORELLO_FW_NVCTR_VAL}
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +053078
79# TF-A not required to load the SCP Images
80override CSS_LOAD_SCP_IMAGES := 0
81
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +053082override NEED_BL2U := no
83
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +053084# 32 bit mode not supported
85override CTX_INCLUDE_AARCH32_REGS := 0
86
87override ARM_PLAT_MT := 1
88
Manoj Kumar91162752022-06-23 12:30:37 +010089override ARM_BL31_IN_DRAM := 1
90
Manoj Kumar9f429332022-01-05 14:38:44 +000091# Errata workarounds:
92ERRATA_N1_1868343 := 1
93
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +053094# Select SCMI/SDS drivers instead of SCPI/BOM driver for communicating with the
95# SCP during power management operations and for SCP RAM Firmware transfer.
96CSS_USE_SCMI_SDS_DRIVER := 1
97
98# System coherency is managed in hardware
99HW_ASSISTED_COHERENCY := 1
100
101# When building for systems with hardware-assisted coherency, there's no need to
102# use USE_COHERENT_MEM. Require that USE_COHERENT_MEM must be set to 0 too.
103USE_COHERENT_MEM := 0
104
Manoj Kumarc7ea5f32021-08-26 10:56:16 +0530105# Add TARGET_PLATFORM to differentiate between Morello FVP and Morello SoC platform
106$(eval $(call add_define,TARGET_PLATFORM_$(call uppercase,${TARGET_PLATFORM})))
107
Manoj Kumar58876122021-01-10 16:12:24 +0000108# Add MORELLO_FW_NVCTR_VAL
109$(eval $(call add_define,MORELLO_FW_NVCTR_VAL))
110
Chandni Cherukurif3a6cab2020-09-22 18:56:25 +0530111include plat/arm/common/arm_common.mk
112include plat/arm/css/common/css_common.mk
113include plat/arm/board/common/board_common.mk